Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
2000-08-30
2003-01-07
Lee, Eddie (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
C257S758000, C257S503000, C257S522000, C257S019000, C257S734000
Reexamination Certificate
active
06504224
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention concerns methods of making, or fabricating, integrated circuits, particularly methods of forming interconnects.
Integrated circuits, the key components in thousands of electronic and computer products, are interconnected networks of electrical components fabricated on a common foundation, or substrate. Fabricators typically use various techniques, such as layering, doping, masking, and etching, to build thousands and even millions of microscopic resistors, transistors, and other electrical components on a silicon substrate, known as a wafer. The components are then “wired,” or interconnected, together to define a specific electric circuit, such as a computer memory.
Interconnecting millions of microscopic components typically entails covering the components with an insulative layer, etching small holes in the insulative layer to expose portions of the components underneath, and then actually connecting the components through metallization. Metallization is the process of depositing a metal, usually an aluminum alloy, into the small holes and onto the insulative layer to form line-like, metallic paths, or wires, between the components. Photolithography, an optical-patterning technique, defines the particular wiring or interconnection pattern.
Frequently, several levels of metallization, sometimes as many as six or seven, are necessary to make a particular circuit. Such cases require covering each metallization level with insulation, etching holes to expose portions of an underlying metallization, and then depositing more metal to form additional wires, connecting the exposed portions of the underlying metallization.
Current interconnection techniques suffer from two significant shortcomings. First, because of limitations in the photolithography used to define metallization patterns, current techniques require digging trenches to ensure that deposited metallic lines are flush, or coplanar, with the surface of the underlying insulation. However, digging these trenches is a time-consuming step which ultimately increases the cost of manufacturing integrated circuits.
Secondly, current techniques yield interconnective structures of insulation and metal that are highly capacitive. High capacitance wastes power and slows the response of integrated circuits to electrical signals. Thus, current interconnection techniques stand in the way of faster and more-efficient integrated circuits.
Accordingly, there is not only a need for new interconnection methods that eliminate the trench-digging step, but also a need for new methods and interconnective structures that yield faster and more-efficient integrated circuits.
SUMMARY OF THE INVENTION
To address these and other needs, the present invention provides a new method of making coplanar metallic and insulative members for an integrated circuit. Specifically, one embodiment of the method entails forming a first layer that includes silicon and germanium, and then oxidizing a region of the first layer to define an oxidized region and a non-oxidized region. After oxidation, the method reacts aluminum or an aluminum alloy with the non-oxidized region. The reaction substitutes, or replaces, the non-oxidized region with aluminum alloy to form a metallic member flush or coplanar with the first layer. Another step removes germanium oxide from the oxidized region to form a porous insulative member having a low dielectric constant.
Thus, the method of the present invention yields a self-planarizing metallic structure that not only eliminates the time-consuming, trench-digging step of conventional methods, but also places the metallic structure within a low-dielectric insulation that allows faster, more-efficient integrated circuits.
REFERENCES:
patent: 3571674 (1971-03-01), Yu et al.
patent: 4157269 (1979-06-01), Ning et al.
patent: 4169000 (1979-09-01), Riseman
patent: 4234357 (1980-11-01), Scheppele
patent: 4252582 (1981-02-01), Anantha et al.
patent: 4442449 (1984-04-01), Lehrer et al.
patent: 4470852 (1984-09-01), Ellsworth
patent: 4483726 (1984-11-01), Isaac et al.
patent: 4507673 (1985-03-01), Aoyama et al.
patent: 4507847 (1985-04-01), Sullivan
patent: 4651409 (1987-03-01), Ellsworth et al.
patent: 4702941 (1987-10-01), Mitchell et al.
patent: 4800177 (1989-01-01), Nakamae
patent: 4893273 (1990-01-01), Usami
patent: 4959705 (1990-09-01), Lemnios
patent: 5010039 (1991-04-01), Ku et al.
patent: 5040049 (1991-08-01), Raaijmakers
patent: 5051805 (1991-09-01), Custode
patent: 5059389 (1991-10-01), Finkl et al.
patent: 5111430 (1992-05-01), Morie
patent: 5148260 (1992-09-01), Inoue et al.
patent: 5187560 (1993-02-01), Yoshida et al.
patent: 5241193 (1993-08-01), Pfiester et al.
patent: 5260593 (1993-11-01), Lee
patent: 5280188 (1994-01-01), Iwasaki
patent: 5293560 (1994-03-01), Harari
patent: 5317535 (1994-05-01), Talreja et al.
patent: 5324684 (1994-06-01), Kermani et al.
patent: 5341016 (1994-08-01), Prall et al.
patent: 5369040 (1994-11-01), Halvis et al.
patent: 5371035 (1994-12-01), Pfiester et al.
patent: 5388069 (1995-02-01), Kokubo
patent: 5391911 (1995-02-01), Beyer et al.
patent: 5424993 (1995-06-01), Lee et al.
patent: 5436496 (1995-07-01), Jerome et al.
patent: 5438544 (1995-08-01), Makino
patent: 5442226 (1995-08-01), Maeda et al.
patent: 5449941 (1995-09-01), Yamazaki et al.
patent: 5458702 (1995-10-01), Ono et al.
patent: 5465249 (1995-11-01), Cooper et al.
patent: 5467306 (1995-11-01), Kaya et al.
patent: 5470801 (1995-11-01), Kapoor et al.
patent: 5477485 (1995-12-01), Bergemont et al.
patent: 5493140 (1996-02-01), Iguchi
patent: 5501645 (1996-03-01), Taniguchi et al.
patent: 5508543 (1996-04-01), Hartstein et al.
patent: 5510645 (1996-04-01), Fitch et al.
patent: 5512785 (1996-04-01), Haver et al.
patent: 5516724 (1996-05-01), Ast et al.
patent: 5516745 (1996-05-01), Friesen et al.
patent: 5530581 (1996-06-01), Cogan
patent: 5541124 (1996-07-01), Miwa et al.
patent: 5563448 (1996-10-01), Lee et al.
patent: 5580380 (1996-12-01), Liu et al.
patent: 5587326 (1996-12-01), Takemura et al.
patent: 5639979 (1997-06-01), Chen et al.
patent: 5643806 (1997-07-01), Miwa et al.
patent: 5648280 (1997-07-01), Kato
patent: 5670790 (1997-09-01), Katoh et al.
patent: 5698890 (1997-12-01), Sato
patent: 5710454 (1998-01-01), Wu
patent: 5723378 (1998-03-01), Sato
patent: 5731240 (1998-03-01), Kataoka
patent: 5745990 (1998-05-01), Lee et al.
patent: 5753967 (1998-05-01), Lin
patent: 5757072 (1998-05-01), Gorowitz et al.
patent: 5766999 (1998-06-01), Sato
patent: 5796151 (1998-08-01), Hsu et al.
patent: 5796166 (1998-08-01), Agnello et al.
patent: 5798559 (1998-08-01), Bothra et al.
patent: 5801444 (1998-09-01), Aboelfotoh et al.
patent: 5847439 (1998-12-01), Reinberg
patent: 5861340 (1999-01-01), Bai et al.
patent: 5920121 (1999-07-01), Forbes et al.
patent: 5925918 (1999-07-01), Wu et al.
patent: 5925933 (1999-07-01), Colgan et al.
patent: 5942799 (1999-08-01), Danek et al.
patent: 5960313 (1999-09-01), Jun
patent: 5989718 (1999-11-01), Smith et al.
patent: 6069389 (2000-05-01), Sasaki
patent: 6080646 (2000-06-01), Wang
patent: 6150252 (2000-11-01), Hsu et al.
patent: 6157082 (2000-12-01), Merchant et al.
patent: 6180509 (2001-01-01), Huang et al.
patent: 6211562 (2001-04-01), Forbes et al.
patent: 6265602 (2001-07-01), Voit et al.
patent: 03-222367 (1991-10-01), None
patent: 06-224431 (1994-08-01), None
patent: 06-302828 (1994-10-01), None
patent: 08-255878 (1996-10-01), None
The Handbook of Binary Phase Diagrams, 4,Genium Publishing, results summarized form the Constitution of Binary Alloys, pp. 916-919, 1985; First Supplement to Constitution of Binary Alloys, pp. 508-509, 1985; Second Supplement to Constitution of Binar Alloys, pp. 494-495, 1985, 10 pages, (1987).
Akasaki, I., et al., “Effects of AlN Buffer Layer on Crystallographic Structure and on Electrical and Optical Properties of GaN and Ga(1-x)Al(x)N [0< x (< or =) 0.4]Films Grown on Sapphire Substrate by MOVPE”,J, Crystal Growth, 98,209-219, (1989).
Alok, D., et al., “Electrical Properties of Thermal Oxide Grown on N
Ahn Kie Y.
Farrar Paul A.
Forbes Leonard
Lee Eddie
Lee Eugene
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Methods and structures for metal interconnections in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and structures for metal interconnections in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and structures for metal interconnections in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3070405