Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
2001-02-02
2003-03-25
Zarabian, Amir (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S349000, C257S607000
Reexamination Certificate
active
06538284
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The present invention relates generally to semiconductor-on-insulator (SOI) devices and methods of making, and more specifically to SOI transistor devices having reduced floating body effects.
2. Description of the Related Art
Conventional or bulk semiconductor devices are formed in semiconductor material by implanting a well of either P-type or N-type conductivity silicon in a silicon substrate wafer of the opposite conductivity. Gates and source/drain diffusions are then manufactured using commonly known processes. These form devices known as metal-oxide-semiconductor (MOS) field effect transistors (FETs). When a given chip uses both P-type and N-type, it is known as a complimentary metal oxide semiconductor (CMOS). Each of these transistors must be electrically isolated from the others in order to avoid shorting the circuits. A relatively large amount of surface area is needed for the electrical isolation of the various transistors. This is undesirable for the current industry goals for size reduction. Additionally, junction capacitance between the source/drain and the bulk substrate and “off” state leakage from the drain to the source both increase power consumption. Junction capacitance also slows the speed at which a device using such transistors can operate. These problems result in difficulties in reducing the size, power consumption, and voltage of CMOS technology devices.
In order to deal with the junction capacitance and “off state” leakage problem as well as obtain reduced size, semiconductor-on-insulator technology (SOI) has been gaining popularity. A SOI wafer may be formed from a bulk silicon wafer by using conventional oxygen implantation techniques to create a buried oxide layer at a predetermined depth below the surface. The implanted oxygen oxidizes the silicon into insulating silicon dioxide in a gaussian distribution pattern centered at the predetermined depth to form the buried oxide layer. Field effect transistors formed on SOI substrates also may be able to achieve higher speed operation with higher drive currents, when compared with FETs formed on conventional bulk silicon substrates.
However, one problem with forming field effect transistors on an SOI wafer is the floating body effect. The floating body effect occurs because the buried oxide layer isolates the body of the transistor from the fixed potential silicon substrate and therefore the body takes on charge based on recent operation of the transistor. The floating body effect causes the current-to-voltage curve for the transistor to distort or kink, which in turn causes the threshold voltage for operating the transistor to fluctuate. This problem is particularly apparent for passgate devices such as those used in dynamic random access memory (DRAM) wherein it is critical that the threshold voltage remain fixed such that the transistor remains in the “off” position to prevent charge leakage from the storage capacitor.
Accordingly, there is a strong need in the art for a semiconductor circuit structure, and a method for forming such structure, that includes the low junction capacitance and low “off” state leakage characteristics of the SOI FET based circuits but does not suffer the disadvantages of a floating body potential.
SUMMARY OF THE INVENTION
A transistor on an SOI wafer has a subsurface recombination area within its body. The recombination area includes one or more doped subsurface islands, the doped islands having the same conductivity type as that of a source and a drain on opposite sides of the body, and having an opposite conductivity type from the remainder of the body. The doped subsurface island(s) may be formed by a doping implant into a surface semiconductor layer, for example through an open portion of a doping mask, the opening portion created for example by removal of a dummy gate. The doping of the islands may be performed so that the doping level of the island(s) is approximately the same as that of the body, thus enabling both Shockley-Read-Hall (SRH) and Auger recombination to take place.
According to an aspect of the invention, a semiconductor-on-insulator (SOI) transistor device includes an insulating layer made of an insulating material; an active layer of semiconductor material atop the insulating layer, the active layer including a body between a source and a drain, wherein the source and the drain are of a same conductivity type, and wherein the body is of an opposite conductivity type; and a gate atop the body. The body includes an island which is of the same conductivity type as the source and the drain, wherein the island is not in contact with the source or the drain.
According to another aspect of the invention, a semiconductor-on-insulator (SOI) transistor device includes an insulating layer made of an insulating material; an active layer of semiconductor material atop the insulating layer, the active layer including a body between a source and a drain, wherein the source and the drain are of a same conductivity type, and wherein the body is of an opposite conductivity type; and a gate atop the body. The body includes subsurface means for recombination due to both Auger recombination and Shockley-Read-Hall (SRH) recombination.
According to yet another aspect of the invention, a method of producing a semiconductor-on-insulator (SOI) transistor device includes the steps of forming a subsurface doped island in a surface semiconductor layer, the island having an opposite conductivity from that of semiconductor material surrounding the island; and forming a gate atop the surface semiconductor layer such that the island is at least partially underneath the gate.
REFERENCES:
patent: 5578865 (1996-11-01), Vu et al.
patent: 5821559 (1998-10-01), Yamazaki et al.
patent: 5877046 (1999-03-01), Yu et al.
patent: 5998840 (1999-12-01), Kim
patent: 6005285 (1999-12-01), Gardner et al.
patent: 6054369 (2000-04-01), Neilson et al.
patent: 6210998 (2001-04-01), Son
patent: 6211041 (2001-04-01), Ogura
patent: 6288425 (2001-09-01), Adan
patent: 6337500 (2002-01-01), Nakaoka et al.
patent: 2 233 822 (1991-01-01), None
MOS Scaling: Transistor Challenges for the 21stCentury; Scott Thompson, Paul Packan and Mark Bohr, Intel Technology Journal (1998).
Ju Dong-Hyuk
Riccobene Concetta E.
Renner , Otto, Boisselle & Sklar, LLP
Rose Kiesha
LandOfFree
SOI device with body recombination region, and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SOI device with body recombination region, and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SOI device with body recombination region, and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3068708