Static information storage and retrieval – Read/write circuit – Bad bit
Reexamination Certificate
2001-02-21
2003-03-18
Nguyen, Viet Q. (Department: 2818)
Static information storage and retrieval
Read/write circuit
Bad bit
C365S230010, C365S230030, C365S230060, C365S189070
Reexamination Certificate
active
06535436
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field of the Invention
The present invention relates to redundancy circuitry for semiconductor memory devices, and particularly to row/column redundancy circuitry for random access memory (RAM) devices.
2. Description of the Related Art
Processing defects in static random access memory (SRAM) and dynamic random access memory (DRAM) devices can significantly reduce the processing yield in large scale memory arrays. In order to improve the processing yield of memory chips, various methods of error correction have been created. These include ‘soft’ error correcting whereby software corrects for physical defects, and ‘hard’ error correcting whereby defective circuit elements are replaced with redundant elements included on the chip. The use of soft or hard error correcting can result in lower chip manufacturing costs and earlier introduction of new products on existing wafer fabrication lines or in new process technologies.
Yield enhancement by ‘hard’ error correcting on a memory chip is typically produced by including redundant rows and/or columns within the memory array. A few redundant rows or columns can significantly enhance yield of a memory circuit since many devices are rejected for single bit failure or failures in a single row or column. These redundant rows or columns can be added to the memory design to replace defective rows or columns which are identified at electrical test after wafer processing.
To replace a defective memory row or column, the defective row or column is first disconnected from the array. This is accomplished by one of three methods: current blown fuses, laser blown fuses, and laser annealed resistor connections. Then a redundant row or column is enabled and programmed with the defective row or column address.
Although this use of redundant rows and columns of memory cells increases product yield, the additional number of redundant columns/rows of memory cells necessary to bypass a number of defects noticeably increases the amount of silicon space devoted to the redundant columns/rows. Based upon the foregoing, there is a need for replacing defective memory cells without substantially increasing layout size and/or circuit overhead.
SUMMARY OF THE INVENTION
The present invention overcomes the shortcomings in prior memory devices and satisfies a significant need for a memory device that more efficiently bypasses defective memory cells in the memory device. According to a preferred embodiment of the present invention, a memory device includes an array of memory cells organized into rows and columns of memory cells. Each row of memory cells includes one or more redundant memory cells. The array of memory cells includes row lines and column lines, with each row line being coupled to memory cells in a distinct row of memory cells and each column line being coupled to memory cells in a distinct column of memory cells, and column input/output lines. The memory device further includes an address decoder for receiving an address value during a memory access operation, selecting a row of memory cells and a coupling a plurality of column input/output lines to the data input/output terminals of the memory device, based upon the received address value. The memory device includes redundancy circuitry for selectively coupling column lines to column input/output lines of the array of memory cells and selectively decoupling at least one column line from the column input/output lines, based upon the received address value. In this way, the redundancy circuitry is capable of selectively decoupling from the column input/output lines a column line associated with a defective memory cell, and coupling to the column input/output lines a column line associated with a redundant memory cell.
REFERENCES:
patent: 4598388 (1986-07-01), Anderson
patent: 4672581 (1987-06-01), Waller
patent: 5163023 (1992-11-01), Ferris et al.
patent: 5537665 (1996-07-01), Patel et al.
patent: 5764587 (1998-06-01), Buettner et al.
patent: 5801986 (1998-09-01), Matsumoto et al.
patent: 5953267 (1999-09-01), Oh
patent: 5963489 (1999-10-01), Kirihata et al.
patent: 6157584 (2000-12-01), Holst
patent: 0 795 825 (1997-09-01), None
patent: 408077793 (1996-03-01), None
patent: 363079300 (1998-04-01), None
patent: 02001291395 (2001-10-01), None
patent: WO 98/28746 (1998-07-01), None
Jorgenson Lisa K.
Nguyen Viet Q.
STMicroelectronics Inc.
Szuwalski Andre
LandOfFree
Redundant circuit and method for replacing defective memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Redundant circuit and method for replacing defective memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Redundant circuit and method for replacing defective memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3067396