Multilayer pillar array capacitor structure for deep...

Details Multilayer pillar array capacitor structure for deep... Multilayer pillar array capacitor structure for deep...

2000-06-19

2003-05-27

Lee, Eddie (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Field effect device

Having insulated electrode

C257S303000, C257S306000, C257S308000, C257S309000, C257S532000, C257S908000

Reexamination Certificate

active

06570210

ABSTRACT:

FIELD OF THE INVENTION
This invention relates to capacitor structures for metal-oxide-semiconductors (MOS), and in particular, to a multilayer pillar array capacitor structure for deep sub-micron complementary MOS (CMOS).
BACKGROUND OF THE INVENTION
Conventional capacitor structures for deep sub-micron CMOS are typically constructed with two flat parallel plates separated by a thin dielectric layer. The plates are formed by layers of conductive material, such as metal or polysilicon. The capacitor structure is usually isolated from the substrate by an underlying dielectric layer. To achieve high capacitance density in these structures, additional plates are provided.
FIG. 1
illustrates a conventional multilayer parallel plate capacitor structure
10
in a deep sub-micron CMOS. The capacitor structure
10
includes a vertical stack of electrically conductive lines
12
separated by dielectric layers
13
. The conductive lines
12
and dielectric layers
13
are constructed over a semiconductor substrate
11
. The conductive lines
12
form the plates or electrodes of the capacitor
10
. The plates
12
are electrically connected together in an alternating manner such that all the “A” plates are of a first polarity and all the “B” plates are of a second polarity, opposite to the first polarity.
A major limitation associated with parallel plate capacitor structures is that the minimum distance between the plates does not change as geometries in CMOS processes are scaled down. Hence, gains in capacitance density are not realized during such down scaling.
Various other capacitor structures with high capacitance densities, such as double polysilicon capacitors and gate-oxide capacitors, are known in the art. Double polysilicon capacitors, however, do not lend themselves to deep sub-micron CMOS processes. Gate-oxide capacitors are generally not used in deep sub-micron CMOS processes because they have large gate areas which cause yield and reliability issues, they generate capacitances which vary with voltage, and may experience high voltages that can breakdown the gate-oxide.
Trench capacitor structures for dynamic random access memories (DRAMs) have high capacitance densities. Such capacitors are formed by etching a trench in the substrate and filling the trench with conductive and dielectric material to form a vertical capacitance structure. However, trench capacitors are costly to fabricated because they add etching and trench filling processes.
Interdigitated capacitor structures are used in microwave applications. These capacitors have closely placed, interdigitated conductive line structures which produce fringing and cross-over capacitances therebetween to achieve capacitance. However, the cross-over capacitance produced by interdigitated capacitors is limited to a single conductor level.
Accordingly, a need exists for an improved capacitor structure for deep sub-micron CMOS structures, having a high capacitance density which increases with shrinking semiconductor process geometries.
SUMMARY OF THE INVENTION
A capacitor structure, especially for use in deep sub-micron CMOS, comprising an array of electrically conductive pillars which form the plates of the capacitor. Each of the pillars is formed by electrically conductive lines segments from at least two different conductor levels electrically connected by an electrically conductive via. Dielectric material is disposed between the two conductor levels and the pillars of the array. The pillars are electrically connected to opposing nodes in an alternating manner so that the pillars are electrically interdigitated.


REFERENCES:
patent: 5245505 (1993-09-01), Shiga et al.
patent: 5583359 (1996-12-01), Ng et al.
patent: 5645976 (1997-07-01), Azuma
patent: 5898982 (1999-05-01), Metzler et al.
patent: 5903492 (1999-05-01), Takashima
patent: 6288446 (2001-09-01), Kwak et al.
patent: WO9627907 (1996-12-01), None
US 000097, U.S. Ser. No. 09/542,712, Filed Apr. 4, 2000.
US 000098, U.S. Ser. No. 09/542,711, Filed Apr. 4, 2000
US 000099, U.S. Ser. No. 09/545,785, Filed Apr. 7, 2000.
US 000100, U.S. Ser. No. 09/546,125, Filed Apr. 10, 2000.
Patent Abstracts of Japan, Matsumoto Yuzuro, “Board With Incorporated Capacitor,” Publication No. 11312855, Sep. 11, 1999, Application No. 10118211, Apr. 28, 1998.

Affiliated with

Also associated with

Rating

Multilayer pillar array capacitor structure for deep... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multilayer pillar array capacitor structure for deep..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilayer pillar array capacitor structure for deep... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3033643