Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2002-05-21
2003-04-15
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S239000
Reexamination Certificate
active
06548390
ABSTRACT:
TECHNICAL FIELD
This invention relates to semiconductor processing methods of forming contact openings, methods of forming memory circuitry, methods of forming electrical connections, and methods of forming dynamic random access memory (DRAM) circuitry.
BACKGROUND OF THE INVENTION
Semiconductor processing typically involves a number of processing steps including material deposition, masking with masking layers, and etching to define integrated circuitry structures. At each processing step there are risks that the integrated circuitry being formed can be compromised. As the complexity of integrated circuitry increases, so too can the processing complexities and the risk that the formed circuitry will be compromised. One of the factors that contributes to the risk of compromised integrated circuitry is the number of masking steps that are used in a particular processing flow. The more masking steps, the more the likelihood is that a misalignment can occur. Another problem which has implications insofar as device integrity is concerned relates to conductive material undesirably remaining behind over wafer areas. Such remnant material is sometimes referred to as “stringers” and can cause device components to short to one another. Accordingly, there is a need within the industry to reduce the likelihood that these and other problems will affect the integrated circuitry being formed.
This invention arose out of concerns associated with improving the methods by which integrated circuitry is formed and reducing the risks that the formed circuitry will be compromised.
SUMMARY OF THE INVENTION
Methods of forming contact openings, memory circuitry, and dynamic random access memory (DRAM) circuitry are described. In one implementation, an array of word lines and bit lines are formed over a substrate surface and separated by an intervening insulative layer. Conductive portions of the bit lines are outwardly exposed and a layer of material is formed over the substrate and the exposed conductive portions of the bit lines. Selected portions of the layer of material are removed along with portions of the intervening layer sufficient to (a) expose selected areas of the substrate surface and to (b) re-expose conductive portions of the bit lines. Conductive material is subsequently formed to electrically connect exposed substrate areas with associated conductive portions of individual bit lines.
REFERENCES:
patent: 5747359 (1998-05-01), Yuan et al.
patent: 5827770 (1998-10-01), Rhodes et al.
patent: 5866927 (1999-02-01), Cho et al.
patent: 5874359 (1999-02-01), Liaw et al.
patent: 6025255 (2000-02-01), Chen et al.
patent: 6121085 (2000-09-01), Liang et al.
patent: 6127260 (2000-10-01), Huang
Lowrey Tyler A.
Pan Pai-Hung
Tran Luan C.
Micro)n Technology, Inc.
Nelms David
Wells St. John P.S.
LandOfFree
SEMICONDUCTOR PROCESSING METHODS OF FORMING CONTACT... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SEMICONDUCTOR PROCESSING METHODS OF FORMING CONTACT..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SEMICONDUCTOR PROCESSING METHODS OF FORMING CONTACT... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3022838