Chemistry: electrical and wave energy – Apparatus – Electrolytic
Reexamination Certificate
2001-03-07
2002-12-17
Bell, Bruce F. (Department: 1741)
Chemistry: electrical and wave energy
Apparatus
Electrolytic
C204S297050, C204S297090, C204S297100, C204S297140, C204S286100, C204S288300
Reexamination Certificate
active
06495007
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to methods and apparatus for holding and positioning semiconductor workpieces during processing of the workpieces. More particularly, the present invention relates to a system for electropolishing and/or electroplating metal layers on semiconductor wafers.
2. Description of the Related Art
In general, semiconductor devices are manufactured or fabricated on disks of semiconducting materials called wafers or slices. More particularly, wafers are initially sliced from a silicon ingot. The wafers then undergo multiple masking, etching, and deposition processes to form the, electronic circuitry of semiconductor devices.
During the past decades, the semiconductor industry has increased the power of semiconductor devices in accordance with Moore's law, which predicts that the power of semiconductor devices will double every 18 months. This increase in the power of semiconductor devices has been achieved in part by decreasing the feature size (i.e., the smallest dimension present on a device) of these semiconductor devices. In fact, the feature size of semiconductor devices has quickly gone from 0.35 microns to 0.25 microns, and now to 0.18 microns. Undoubtedly, this trend toward smaller semiconductor devices is likely to proceed well beyond the sub-0.18 micron stage.
However, one potential limiting factor to developing more powerful semiconductor devices is the increasing signal delays at the interconnections (the lines of conductors, which connect elements of a single semiconductor device and/or connect any number of semiconductor devices together). As the feature size of semiconductor devices has decreased, the density of interconnections on the devices has increased. However, the closer proximity of interconnections increases the line-to-line capacitance of the interconnections, which results in greater signal delay at the interconnections. In general, interconnection delays have been found to increase with the square of the reduction in feature size. In contrast, gate delays (i.e., delay at the gates or mesas of semiconductor devices) have been found to increase linearly with the reduction in feature size.
One conventional approach to compensate for this increase in interconnection delay has been to add more layers of metal. However, this approach has the disadvantage of increasing production costs associated with forming the additional layers of metal. Furthermore, these additional layers of metal generate additional heat, which can be adverse to both chip performance and reliability.
Consequently, the semiconductor industry has started to use copper rather than aluminum to form the metal interconnections. One advantage of copper is that it has greater conductivity than aluminum. Also, copper is less-resistant to electromigration (meaning that a line formed from copper will have less tendency to thin under current load) than aluminum.
However, before copper can be widely used by the semiconductor industry, new processing techniques are required. More particularly, a copper layer may be formed on a wafer using an electroplating process and/or etched using an electropolishing process. In general, in an electroplating and/or an electropolishing process, the wafer is held within an electrolyte solution and an electric charge is then applied to the wafer. Thus, a wafer chuck is needed for holding the wafer and applying the electric charge to the wafer during the electroplating and/or electropolishing process.
SUMMARY OF THE INVENTION
In an exemplary embodiment of the present invention, a wafer chuck for holding a wafer during electropolishing and/or electroplating of the wafer includes a top section, a bottom section, and a spring member. In accordance with one aspect of the present invention, the top section and the bottom section are configured to receive the wafer for processing. The spring member is disposed on the bottom section and configured to apply an electric charge to the wafer. In accordance with another aspect of the present invention, the spring member contacts a portion of the outer perimeter of the wafer. In one alternative configuration of the present invention, the wafer chuck further includes a seal member to seal the spring member from the electrolyte solution used in the electropolishing and/or electroplating process.
REFERENCES:
patent: 4304641 (1981-12-01), Granadia et al.
patent: 4339319 (1982-07-01), Aigo
patent: 5222310 (1993-06-01), Thompson et al.
patent: 5227041 (1993-07-01), Brodgen et al.
patent: 5324410 (1994-06-01), Kummer et al.
patent: 5377708 (1995-01-01), Bergman et al.
patent: 5405518 (1995-04-01), Hsieh Ming-Hsun et al.
patent: 5421987 (1995-06-01), Tzanavaras et al.
patent: 5443707 (1995-08-01), Mori
patent: 5489341 (1996-02-01), Bergman et al.
patent: 5516412 (1996-05-01), Andricacos et al.
patent: 5584310 (1996-12-01), Bergman et al.
patent: 5620581 (1997-04-01), Ang
patent: 5670034 (1997-09-01), Lowery
patent: 5678320 (1997-10-01), Thompson et al.
patent: 5744019 (1998-04-01), Ang
patent: 5932077 (1999-08-01), Reynolds
patent: 5980706 (1999-11-01), Bleck et al.
patent: 6080291 (2000-06-01), Woodruff et al.
patent: 6280582 (2001-08-01), Woodruff et al.
patent: 6303010 (2001-10-01), Woodruff et al.
patent: 6309524 (2001-10-01), Woodruff et al.
patent: 6358388 (2002-03-01), Bleck et al.
patent: 6365020 (2002-04-01), Yoshioka et al.
patent: 6416647 (2002-07-01), Dordi et al.
patent: 0 257 670 (1988-03-01), None
patent: 0 831 526 (1998-03-01), None
patent: WO 90/00476 (1990-01-01), None
patent: 95/20064 (1995-07-01), None
Contolini et al., “Copper Electroplating Process for Sub-Half-Micron ULSI Structures”, VMIC Coference 1995, ISMIC-104/95/0322, Jun. 27-29, 1995, pp. 322-328.
Devaraj et al., “Pulsed Electrodeposition of Copper”, Plating & Surface Finishing Aug. 1992, pp. 72-78.
Dubin et al., “Copper Plating Techniques for ULSI Metallization”, Advanced MicroDevices.
Dubin, “Electrochemical Deposition of Copper for On-Chip Interconnects”, Advanced MicroDevices.
Gauvin et al., “The Effect of Chloride Ions on Copper Deposition”, J. of Electrochemical Society, Feb. 1952, vol. 99, p. 71-75.
Osero, “An Overview of Pulse Plating”, Plating and Surface Finishing, Mar. 1986.
Passal, “Copper Plating During the last Fifty Years”, Plating, Jun. 1959, pp. 628-638.
Singer, “Copper Goes Mainstream: Low k to Follow”, Semiconductor International Nov. 1997, pp. 67-70.
Patent Abstract of Japan, “Plating Method”, Publication No. 57171690, Publication date: Oct. 22, 1982.
Patent Abstract of Japan, “Partial Plating Device”, Publication No. 0123450, Publication date: Sep. 19, 1989.
ACM Research, Inc.
Bell Bruce F.
Morrison & Foerster / LLP
LandOfFree
Methods and apparatus for holding and positioning... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for holding and positioning..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for holding and positioning... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2983275