Programmable logic device logic modules with shift register...

Details Programmable logic device logic modules with shift register... Programmable logic device logic modules with shift register...

2001-01-16

2002-06-25

Tokar, Michael (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S101000

Reexamination Certificate

active

06411124

ABSTRACT:

BACKGROUND OF THE INVENTION
This invention relates to programmable logic devices, and more particularly to the logic modules used in such devices.
Many programmable logic devices include logic modules (also sometimes called logic elements) that are basically programmable look-up tables. See, for example, Cliff et al. U.S. Pat. No. 5,260,611, Cliff et al. U.S. Pat. No. 5,689,195, Cliff et al. U.S. Pat. No. 5,909,126, Jefferson et al. U.S. patent application Ser. No. 09/266,235, filed Mar. 10, 1999, and Ngai et al. U.S. patent application Ser. No. 09/516,921, filed Mar. 2, 2000. It is known to construct such logic modules so that the programmable memory bits and associated circuitry in a module can have other uses, e.g., to provide dynamic memory or shift register capabilities. See, for example, Freeman et al. U.S. Pat. No. 5,343,406, Freidin et al. U.S. Pat. No. 5,566,123, and Bauer U.S. Pat. No. 5,889,413. In some uses of programmable logic devices, however, normal shift registers may have various short-comings, and rapid clearing of the known shift registers in logic modules may not be convenient or possible.
SUMMARY OF THE INVENTION
In accordance with the present invention the look-up table circuitry in a logic module of a programmable logic device is additionally provided with a separate shift register. The output selection control circuitry of the look-up table (or similar but separate selection control circuitry) is used to select and read out the contents of any desired shift register stage. The shift register stages are preferably coupled to the output selection control circuitry in a pattern which facilitates using a Gray code to read the contents of the shift register. All stages of the shift register are preferably clearable in parallel using a single clear signal. The shift registers in two logic modules may be cascaded together to facilitate the provision of longer shift registers.
Further features of the invention, its nature and various advantages will be more apparent from the accompanying drawings and the following detailed description.


REFERENCES:
patent: 5053647 (1991-10-01), Shizukuishi et al.
patent: 5212652 (1993-05-01), Agrawal et al.
patent: 5343406 (1994-08-01), Freeman et al.
patent: 5352940 (1994-10-01), Watson
patent: 5414377 (1995-05-01), Freidin
patent: 5432719 (1995-07-01), Freeman et al.
patent: 5488316 (1996-01-01), Freeman et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5566123 (1996-10-01), Freidin et al.
patent: 5572148 (1996-11-01), Lytle et al.
patent: 5631577 (1997-05-01), Freidin et al.
patent: 5648732 (1997-07-01), Duncan
patent: 5689195 (1997-11-01), Cliff et al.
patent: 5758192 (1998-05-01), Alfke
patent: 5889413 (1999-03-01), Bauer
patent: 5898893 (1999-04-01), Alfke
patent: 5905385 (1999-05-01), Sharpe-Geisler
patent: 5926036 (1999-07-01), Cliff et al.
patent: 6049223 (2000-04-01), Lytle et al.
patent: 6118300 (2000-09-01), Wittig et al.
U.S. application No. 09/007,718, Zaveri et al., filed Jan. 15, 1998.
U.S. application No. 09/266,235, Jefferson et al., filed Mar. 10, 1999.
P. Chow et al., “A 1.2&mgr;m CMOS FPGA using Cascaded Logic Blocks and Segmented Routing”,FPGAs,Chapter 3.2, pp. 91-102, W.R. Moore and W. Luk (eds.), Abingdon EE&CS Books, Abingdon, (UK), 1991.
L. Mintzer, “FIR Filters with the Xilinx FPGA”, FPGA '92 #129-#134.
“Optimized Reconfigurable Cell Array (ORCA) Series Field-Programmable Gate Arrays”, Advance Data Sheet, AT&T Microelectronics, Feb. 1993, pp. 1-36 and 65-87.
The Programmable Logic Data Book,1994, Xilinx Inc., San Jose, CA, cover pages and pp. 2-5 through 2-102 (“XC4000 Logic Cell Array Families”).
B. Klein, “Use LFSRs to Build Fast FPGA-Based Counters”, Electronic Design, Mar. 21, 1994, pp. 87, 88, 90, 94, 96, 97, and 100.
A. DeHon, “Reconfigurable Architectures for General-Purpose Computing”, M.I.T. Ph.D. thesis, Sep. 1996.
R. Iwanczuk, “Using the XC4000 RAM Capability”, XAPP 031.000, Xilinx, Inc., San Jose, CA.
J.R. Hauser et al., “Garp: A MIPS Processor with a Reconfigurable Coprocessor”, 0-8186-8159-4/97 $10.00 ©1997 IEEE, pp. 12-21.
A. Ohta et al., “New FPGA Architecture fir Bit-Serial Pipeline Datapath”, 0-8186-8900-5/98 $10.00 ©1998 IEEE, pp. 58-67.
“XC4000E and XC4000X Series Field Programmable Gate Arrays; Product Specification”, May 14, 1999 (Version 1.6), Xilinx Inc., San Jose, CA, pp. 6-5 through 6-72.
“Flex 10K Embedded Programmable Logic Family”, Data Sheet, Jun. 1999, ver. 4.01, Altera Corporation, San Jose, CA, pp. 1-137.
“Flex 10KE Embedded Programmable Logic Family”, Data Sheet, Aug. 1999, ver. 2.02, Altera Corporation, San Jose, CA, pp. 1-120.
“XC4000XLA/XV Field Programmable Gate Arrays; Product Specification”, DS015 (v1.3) Oct. 18, 1999, Xilinx Inc., San Jose, CA, pp. 6-157 through 6-170.
“Triscend E5 Configurable System-on-Chip Family”, Triscend Corporation, Jan. 2000 (Version 1.00) Product Description, cover page and pp. 25-28.
“Apex 20K Programmable Logic Device Family”, Data Sheet, Mar. 2000, ver. 2.06, Altera Corporation, San Jose, CA, pp. 1-208.
“Virtex 2.5V Field Programmable Gate Arrays”, DS003 (v. 2.0), Preliminary Product Specification, Mar. 9, 2000, Xilinx, Inc., San Jose, CA, pp. 1-72.
“Virtex™-E 1.8V Extended Memory Field Programmable Gate Arrays”, DS025 (v1.0) Mar. 23, 2000, Advance Product Specification, Xilinx, Inc., San Jose, CA, pp. 1 and 6.

Affiliated with

Also associated with

Rating

Programmable logic device logic modules with shift register... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device logic modules with shift register..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device logic modules with shift register... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2963547