Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
1999-01-28
2002-06-11
Beausoleil, Robert (Department: 2184)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S023000, C327S142000
Reexamination Certificate
active
06405328
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to a method for resetting a processor by means of a watchdog, wherein the processor performs initialization and sends acknowledgement pulses at predetermined intervals to the watchdog, and wherein the watchdog generates and transmits reset pulses to the processor.
The invention further relates to a watchdog for generating a reset pulse to a processor which can initialize itself and which sends acknowledgement pulses at predetermined intervals to the watchdog comprising transmission means for generating reset pulses and transmitting them to the processor.
BACKGROUND OF THE INVENTION
It is previously known to use watchdogs in a processor and microprocessor environment. A watchdog is used for generating a reset pulse and transmitting it to a microprocessor, when the microprocessor or some other part of a microprocessor system has for some reason entered into an unstable state. When the microprocessor receives a reset pulse, it performs the reset in a controlled manner. After the reset, the microprocessor initializes itself for instance by loading the operating system, and after that tries to continue to operate normally.
A watchdog may monitor acknowledgement pulses sent by a microprocessor in many different ways. It is known to use watchdogs based on a counter or on allocation of capacitance. If the acknowledgement pulses are received too late, the watchdogs send a reset pulse to the microprocessor. However, the known watchdogs are not sufficiently reliable. In addition, by means of the known watchdogs, it has not been possible to determine the correct transmission moment of a reset pulse efficiently and accurately enough. The known watchdogs, moreover accept acknowledgement pulses that are received too frequently.
BRIEF DESCRIPTION OF THE INVENTION
The object of the present invention is to provide a watchdog that measures acknowledgement pulses sent by a microprocessor and, if necessary, transmits reset pulses on the basis of the measurement.
This is achieved with a method of the type disclosed in the introductory portion, said method being characterized by setting a limit value to the number of reset pulses generated during the initialization of the processor, counting the number of reset pulses generated during the initialization, measuring the interval between the acknowledgement pulses sent by the processor, and when the interval between the acknowledgement pulses differs from the predetermined interval, transmitting a reset pulse.
The watchdog of the invention is characterized by comprising counter means for counting the number of reset pulses generated during initialization and for setting a predetermined limit value to reset pulses, measuring means for measuring the interval between acknowledgement pulses sent by the processor, and transmission means for transmitting a reset pulse when the interval between acknowledgement pulses differs from a predetermined interval.
The solution of the invention has significant advantages. Acknowledgement pulses sent by a microprocessor are measured accurately and reliably, since the solution is digital. The measurement of acknowledgement pulses is based on measuring the interval between the pulses, which allows a reset pulse to be sent to the processor when a fault occurs in the microprocessor system. In addition, the transmission of reset pulses from a watchdog of the invention during the initialization of the microprocessor is prevented by means of a suitable starting delay.
The preferred embodiments of the method and watchdog of the invention are disclosed in the attached dependent claims.
REFERENCES:
patent: 4689766 (1987-08-01), Kent
patent: 4727549 (1988-02-01), Tulpule et al.
patent: 4752930 (1988-06-01), Kitamura et al.
patent: 5199007 (1993-03-01), Okano
patent: 5522040 (1996-05-01), Hofsäss et al.
patent: 5704038 (1997-12-01), Mueller et al.
patent: 5708776 (1998-01-01), Kikinis
patent: 5864663 (1999-01-01), Stolan
patent: 6243837 (2001-06-01), Zimmermann et al.
patent: 0 590 637 (1994-04-01), None
Beausoleil Robert
Nokia Telecommunications Oy
Ziemer Rita A.
LandOfFree
Method for resetting processor, and watchdog does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method for resetting processor, and watchdog, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method for resetting processor, and watchdog will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2952783