Programmable logic device with highly routable interconnect

Details Programmable logic device with highly routable interconnect Programmable logic device with highly routable interconnect

2001-02-01

2002-12-10

Tokar, Michael (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S047000

Reexamination Certificate

active

06492834

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to the field of programmable logic integrated circuits. More specifically, the present invention provides an enhanced programmable logic architecture, improving upon the composition, configuration, and arrangements of logic array blocks and logic elements and also the interconnections between these logic array blocks and logic elements.
Programmable Logic Devices (PLDs) are well known to those in the electronic art. Such programmable logic devices are commonly referred as PALs (Programmable Array Logic), PLAs (Programmable Logic Arrays), FPLAs (Field Programmable Logic Arrays), PLDs (Programmable Logic Devices), EPLDs (Erasable Programmable Logic Devices), EEPLDs (Electrically Erasable Programmable Logic Devices), LCAs (Logic Cell Arrays), FPGAs (Field Programmable Gate Arrays), and the like. Such devices are used in a wide array of applications where it is desirable to program standard, off-the-shelf devices for a specific application. Such devices include, for example, the well-known, Classic™, MAX® 5000, MAX® 7000, FLEX® 8000, and FLEX® 10K families of devices made by Altera Corp.
PLDs are generally known in which many logic array blocks (LABs) are provided in a two-dimensional array. Further, PLDs have an array of intersecting signal conductors for programmably selecting and conducting logic signals to, from, and between the logic array blocks. LABs contain a number of relatively elementary logic individual programmable logic elements (LEs) which provide relatively elementary logic gates such as NAND, NOR, and exclusive OR gates.
Resulting from the continued scaling and shrinking of semiconductor device geometries, which are used to form integrated circuits (also known as “chips”), integrated circuits have progressively become smaller and denser. For programmable logic, it becomes possible to put greater numbers of programmable logic elements onto one integrated circuit. Furthermore, as the number of elements increases, it becomes increasingly important to improve the techniques and architectures used for interconnecting the elements and routing signals between the logic blocks. In particular, it is important to provide enough interconnection resources between the programmable logic elements so that the capabilities of the logical elements can be fully utilized and so that complex logic functions (e.g., requiring the combination of multiple LABs and LEs) can be performed, without providing so much interconnection resources that there is a wasteful excess of this type of resource.
While such devices have met with substantial success, such devices also meet with certain limitations, especially in situations in which the provision of additional or alternative types of interconnections between the logic modules would have benefits sufficient to justify the additional circuitry and programming complexity. Such additional interconnection paths may be desirable for making frequently needed kinds of interconnections, for speeding certain kinds of interconnections, for allowing short distance connections to be made without tying up more general purpose and therefore long distance interconnection resources, etc. There is also a continuing demand for logic devices with larger capacity. This produces a need to implement logic functions more efficiently and to make better use of the portion of the device which is devoted to interconnecting individual logic modules.
As can be seen, an improved programmable logic array integrated circuit architecture is needed, especially an architecture providing additional possibilities for interconnections between the logic modules and improved techniques for organizing and interconnecting the programmable logic elements, including LABs and LEs.
SUMMARY OF THE INVENTION
The present invention is a programmable logic device architecture with a highly routable programmable interconnect structure. The arrangement of the logic array blocks (LABs), programmable interconnect structure, and other logical elements forms a Clos network. In one embodiment, the present invention implements a three-stage Clos network.
After specific constraints have been met, the architecture is guaranteed to route. The architecture is provably routable when there is no fan-out in the middle stage. Provable routability refers to a condition where it has been mathematically shown, as long as certain constraints have been satisfied, that a signal at any input at the first stage may be routed to any output at the third stage.
A LAB of the present invention comprises an input multiplexer region (IMR), logic elements, input-output pins, and output multiplexer region (OMR). The PLD of the present invention implements a Clos network in the directions of the programmable global horizontal interconnect (row) and programmable global vertical interconnect (column).
More specifically, for the row interconnect, the OMR implements a full crossbar switch for the first stage of a Clos network. Multiplexers in a programmable global horizontal interconnect form a second stage. And, the IMR implements a full crossbar switch for a third stage of a Clos network. For the column interconnect, the IMR implements a first stage of a Clos network. Multiplexers in the programmable global vertical interconnect form a second stage. And, the OMR forms a third stage of a Clos network.
In accordance with the teachings of the present invention, a logic array block for a programmable logic device is disclosed, which includes: a plurality of logic elements, where the logic elements are programmably configurable to implement logical functions; an input multiplexer region, which programmably couples a plurality of global horizontal conductors to inputs of the logic elements; and an output multiplexer region, which programmably couples outputs of the logic elements to the plurality of global horizontal conductors.
Other objects, features, and advantages of the present invention will become apparent upon consideration of the following detailed description and the accompanying drawings, in which like reference designations represent like features throughout the figures.


REFERENCES:
patent: 3473160 (1969-10-01), Wahlstrom
patent: 4020469 (1977-04-01), Manning
patent: 4124899 (1978-11-01), Birkner
patent: 4417245 (1983-11-01), Melas et al.
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4642487 (1987-02-01), Carter
patent: 4677318 (1987-06-01), Veenstra et al.
patent: 4706216 (1987-11-01), Carter
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4717912 (1988-01-01), Harvey
patent: 4823278 (1989-04-01), Kikuchi et al.
patent: 4864161 (1989-09-01), Norman et al.
patent: 4871930 (1989-10-01), Wong et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 5036473 (1991-07-01), Butts
patent: 5109353 (1992-04-01), Sample et al.
patent: 5121006 (1992-06-01), Pedersen et al.
patent: 5155858 (1992-10-01), DeBruler et al.
patent: 5179551 (1993-01-01), Turner
patent: RE34363 (1993-08-01), Freman
patent: 5241224 (1993-08-01), Pedersen et al.
patent: 5258668 (1993-11-01), Cliff et al.
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5274581 (1993-12-01), Cliff et al.
patent: 5276425 (1994-01-01), Swanson et al.
patent: 5329470 (1994-07-01), Sample et al.
patent: 5336950 (1994-08-01), Popli et al.
patent: 5350954 (1994-09-01), Patel et al.
patent: 5352123 (1994-10-01), Sample et al.
patent: 5359242 (1994-10-01), Veenstra
patent: 5436757 (1995-07-01), Pedersen et al.
patent: 5448496 (1995-09-01), Butts et al.
patent: 5452231 (1995-09-01), Butts et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5455525 (1995-10-01), Ho et al.
patent: 5477475 (1995-12-01), Sample et al.
patent: 5495476 (1996-02-01), Kumar
patent: 5546018 (1996-08-01), New et al.
patent: 5574388 (1996-11-01), Barbier et al.
patent: 5598318 (1997-01-01), Dewitt et al.
patent: 5612891 (1997-03-01), Butts et al.
patent: 5644515 (1997-07-01), Sample et al.
patent: 565724

Affiliated with

Also associated with

Rating

Programmable logic device with highly routable interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device with highly routable interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device with highly routable interconnect will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2949045