Electrical computers and digital processing systems: support – Computer power control – Power conservation
Reexamination Certificate
1999-10-07
2002-11-12
Heckler, Thomas M. (Department: 2185)
Electrical computers and digital processing systems: support
Computer power control
Power conservation
Reexamination Certificate
active
06480965
ABSTRACT:
FIELD OF THE INVENTION
The present invention pertains to reducing the average power consumption by a computer system. More particularly, the invention pertains to reducing the power consumed in a computer system having a hub interface architecture.
BACKGROUND OF THE INVENTION
Prior computer systems typically rely on busses such as the Peripheral Component Interconnect (PCI) bus adhering to a Specification Revision 2.1 bus developed by the PCI Special Interest Group of Portland Oregon, to allow computer system chipset components to communicate with one another. For example, a transaction originating at a processor and intended for a disk drive might first be delivered to a first chipset component that serves as an intermediary between the processor bus and a PCI bus. The first chipset component would then deliver the transaction over the PCI bus to a second system chipset component which would then deliver the transaction to the disk drive.
Busses such as the PCI bus also provide for communication with other computer system devices such as graphics controllers and network adapters. Because busses such as the PCI bus must interface with a variety of component types, each with varying requirements, the busses are not necessarily optimized for allowing communication between chipset components. Further, chipset manufacturers who rely on standardized busses such as the PCI bus must adhere to bus standards in order to ensure compatibility with other components, and are not at liberty to make substantial changes in how the chipset components communicate with each other.
Another issue that faces chipset component manufacturers in designing and manufacturing chipset components is the need to conform to standardized supply and signaling voltages when relying on busses such as PCI for communication between chipset components, thereby locking the manufacturers into certain design practices and manufacturing technologies. Therefore, it would be desirable to provide a flexible interface that provides optimal communication between chipset components. In addition, it would be desirable to provide a method and apparatus for reducing the average power to chipset components coupled to such an interface.
SUMMARY OF THE INVENTION
According to one embodiment, a method of reducing power of a computer system including a hub interface architecture is disclosed. The method includes operating in a first power state and transitioning to a second power state upon detecting that no requests are pending to access a first bus.
REFERENCES:
patent: 5675813 (1997-10-01), Holmdahl
patent: 5687388 (1997-11-01), Wooten et al.
patent: 5799196 (1998-08-01), Flannery
patent: 6105143 (2000-08-01), Kim
patent: 6141283 (2000-10-01), Bogin et al.
patent: 6151262 (2000-11-01), Haroun et al.
patent: 10326128 (1998-08-01), None
PCT Search Report, PCT/US 00/40998, Aug. 23, 2001, 5 pps.
Harriman David J.
Poisner David I.
Rabe Jeff
Blakely , Sokoloff, Taylor & Zafman LLP
Heckler Thomas M.
Intel Corporation
LandOfFree
Power management method for a computer system having a hub... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power management method for a computer system having a hub..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power management method for a computer system having a hub... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2938327