Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Reexamination Certificate
1999-08-23
2002-08-13
Snow, Walter E. (Department: 2862)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
C324S750010, C324S529000, C324S240000
Reexamination Certificate
active
06433572
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to integrated circuit devices and their manufacture and, more particularly, to integrated circuit devices and their manufacture involving analysis of circuit integrity.
BACKGROUND OF THE INVENTION
The semiconductor industry has recently experienced technological advances that have permitted dramatic increases in circuit density and complexity, and equally dramatic decreases in power consumption and package sizes. Present semiconductor technology now permits single-chip microprocessors with many millions of transistors operating at speeds of hundreds of millions of instructions per second to be packaged in relatively small, air-cooled semiconductor device packages. A by-product of such high-density and high functionality has been an increase in the number and complexity of the manufacturing processes, as well as an increase in the difficulty of maintaining adequate levels of quality control in such processes.
As the manufacturing processes for semiconductor devices increase in difficulty, the cost of such devices rises, and methods for analyzing the devices become increasingly important. Not only is it important to ensure that individual chips are functional, it is also important to ensure that batches of chips perform consistently. In addition, the ability to detect a defective manufacturing process early is advantageous in reducing the number of defective devices manufactured.
A particular attribute of semiconductor manufacturing involves testing the integrity of the device circuitry, such as metal interconnects, transistors, and other devices found in integrated circuits. Ensuring the integrity of such devices is important for maintaining proper circuit function, reliability, and longevity. In many applications, access to device circuitry for performing such testing is difficult, and available testing methods are often impractical or otherwise inefficient.
Due to the cost of manufacturing such devices, and o the necessity of maintaining an adequate level of device quality, the semiconductor industry would benefit from a method and apparatus for efficiently analyzing the circuitry in an integrated circuit die.
SUMMARY OF THE INVENTION
The present invention is exemplified in a number of implementations and applications, some of which are summarized below. According to an example embodiment, the present invention is directed to a method for analyzing an integrated circuit device wherein a degree of integrity of circuitry in the device is determined as a function of the decay of a magnetic field in the device.
According to another example embodiment, a method for analyzing an integrated circuit device includes using a magnetic field generator to generate a magnetic field in the integrated circuit device. The magnetic field generator is then stopped, a magnetic field imaging system is used, and the decay of the magnetic field is monitored. A degree of circuit integrity is determined via the monitored decay, e.g., by comparing decay image signatures to an expected “norm” signature.
According to yet another example embodiment, a system is configured and arranged to analyze an integrated circuit device. The system includes a magnetic field generator for generating a magnetic field into the integrated circuit device. A magnetic field imaging system for imaging the magnetic field is also included. An analyzing system is used for determining a degree of integrity of the integrated circuit via the magnetic field image generated at the magnetic field imaging system.
The above summary of the present invention is not intended to describe each illustrated embodiment or every implementation of the present invention. The figures and detailed description that follow more particularly exemplify these embodiments.
REFERENCES:
patent: 5408178 (1995-04-01), Wikso, Jr. et al.
patent: 6064220 (2000-05-01), Sugasawara et al.
Birdsley Jeffrey D.
Bruce Michael R.
Davis Brennan
Goruganthu Rama R.
Ring Rosalinda M.
Advanced Micro Devices , Inc.
Snow Walter E.
LandOfFree
Intergrated circuit integrity analysis as a function of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Intergrated circuit integrity analysis as a function of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Intergrated circuit integrity analysis as a function of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2935050