Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
1999-07-08
2002-12-24
Wong, Peter (Department: 2181)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C710S100000
Reexamination Certificate
active
06499079
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to computer systems and more particularly to a computer system having a high speed communication link having multiple pipes operating on the communication link.
2. Description of the Related Art
Traditional personal computer architectures partition the computer system into the various blocks shown in the exemplary prior art system illustrated in FIG.
1
. One central feature of this prior art architecture is the use of the Peripheral Component Interface (PCI) bus
101
as the connection between the “north bridge” integrated circuit
103
and the “south bridge” integrated circuit
105
. The north bridge functions generally as a switch connecting CPU
107
, a graphics bus
109
such as the Advanced Graphics Port (AGP) bus, the PCI bus and main memory
111
. The north bridge also contains the memory controller function.
The south bridge generally provides the interface to the input/output (I/O) portion of the system with the possible exception of video output as illustrated in FIG.
1
. Specifically, the south bridge
105
provides a bridge between the PCI bus and legacy PC-AT (Advanced Technology) logic. The south bridge also provides a bridge to the legacy ISA bus
115
, the Integrated Device Electronics (IDE) disk interface
117
and the Universal Serial Bus (USB)
119
. In the illustrated prior art architecture, PCI bus
101
also functions as the major input/output bus for add-in functions such as network connection
121
. The various busses and devices shown in
FIG. 1
are conventional in the personal computer industry and are not described further herein unless necessary for an understanding of the present invention.
In current and future personal computer systems, two basic types of data are transferred between integrated circuits: isochronous data and asynchronous data.
Isochronous data refers to data used in real-time data streams such as audio data or motion-picture video data. Asynchronous data is used for all other transfers, such as central processing unit (CPU) accesses to memory and peripherals or bulk data transmissions from a hard drive into system memory.
The PCI bus causes a lack of determinism in the system because any function on the PCI bus can become master of the bus and tie up the bus. Thus, the throughput available on the PCI bus for a particular transfer and the latency that is involved for that transfer is unknown. PCI bus load fluctuations can result in uncertain and irregular quality of service. Therefore, having a PCI bus as the major input/output bus means that the major input/output bus of present day computer systems does not provide proper support for both isochronous and asynchronous data. If a computer system gives asynchronous data priority or treats isochronous data as asynchronous data, then those functions relying on real time data, such as motion-picture video, may not function satisfactorily. Alternatively, if a computer system prioritizes isochronous data, then the performance of the computer system can suffer since the latency of asynchronous data may become unacceptably long. As computer systems are called on to perform more and more real time activity, such as real time video, it becomes more critical that asynchronous and isochronous data be treated in a manner that prevents problems from occurring in the real time tasks without adversely effecting other aspects of computer performance.
In addition, as the number of functions integrated onto the integrated circuits of computer systems increases, the need for additional integrated circuit package pins also increases. Supporting the host bus, the memory interface, the PCI bus and a graphics interface results in a north bridge integrated circuit having a relatively large number of pins that is relatively unpopulated in terms of the number of transistors on the integrated circuit. The large number of pins requires the integrated circuit to be larger than would otherwise be necessary and therefore increases costs.
It would be desirable therefore, to have a deterministic high speed major interconnect bus providing improved quality of service for both isochronous and asynchronous traffic classes. It would also be desirable to reduce the pressure for additional pins on the integrated circuits making up the computer system.
SUMMARY OF THE INVENTION
Accordingly, a communication link is provided that can be used both as a primary communication link and can also be used as a subordinate link to connect to other integrated circuits and/or functions. In one embodiment of the invention, a computer system is provided that includes a first integrated circuit having a plurality of first functions, a second integrated circuit having a plurality of second functions, and a first communication link connecting the first and second integrated circuits. The communication link includes a plurality of first logical pipes carrying transactions on the first communication link, each of the first pipes having a source end in one of the first and second integrated circuits and a target end in the other of the first and second integrated circuits. A second communication link is coupled to the first communication link and includes a plurality of second logical pipes carrying transactions on the second communication link, each of the second logical pipes has a source end and a target end. A target (or source) end of one of the first pipes communicatively coupled on the second integrated circuit to a source (or target) end one of the second pipes.
In another embodiment of the invention, a method is provided for communicating over a first and second communication links in a computer system, the first and second communication links including respectively a first and second plurality of logical pipes carrying transactions in packets. Commands are issued from a source end of the first communication link. The command is transmitted in a command packet over the first communication link. The command packet includes a pipe identification identifying a source and target end of the pipe on which the transaction is being carried. The packet also includes an address field identifying a destination for the command. The information from the command packet is provided to a source end of the second communication link and the information is sent to a target end of the second communication link.
REFERENCES:
patent: 5440547 (1995-08-01), Easki et al.
patent: 5450411 (1995-09-01), Heil
patent: 5487170 (1996-01-01), Bass et al.
patent: 5513177 (1996-04-01), Sakurai et al.
patent: 5621898 (1997-04-01), Wooten
patent: 5640392 (1997-06-01), Hayashi
patent: 5640518 (1997-06-01), Muhich et al.
patent: 5642349 (1997-06-01), Cloonan et al.
patent: 5742847 (1998-04-01), Knoll et al.
patent: 5761430 (1998-06-01), Gross et al.
patent: 5761448 (1998-06-01), Adamson et al.
patent: 5790546 (1998-08-01), Dobbins et al.
patent: 5841771 (1998-11-01), Irwin et al.
patent: 5872998 (1999-02-01), Chee
patent: 5875190 (1999-02-01), Law
patent: 5948080 (1999-09-01), Baker
patent: 6026092 (2000-02-01), Abu-Amara et al.
patent: 6032211 (2000-02-01), Hewitt
patent: 6122279 (2000-09-01), Milway et al.
patent: 6145045 (2000-11-01), Falik et al.
patent: 6167471 (2000-12-01), Liu et al.
patent: 6233637 (2001-05-01), Smyers et al.
patent: 6272131 (2001-08-01), Ofek
patent: 6272563 (2001-08-01), Ajanovic et al.
patent: 6289390 (2001-09-01), Kavner
patent: 2001/0014102 (2001-08-01), Mattingly et al.
Compaq et al., “Universal Serial Bus Specification,” Revision 1.0, Jan. 15, 1996, pp. 1-216.
Intel Corporation, “Accelerated Graphics Port Interface Specification,” Revision 1.0, Jul. 31, 1996, pp. 1-151.
MindShare, Inc, Shanley, Tom and Anderson, Don, “PCI System Architecture,” Third Edition, Addison-Wesley, Reading Massachusetts, 1995, Chapter 19,PCI to PCI Bridge, pp. 381-455.
Wickelgren, Ingrid J., “The Facts About Fire Wire”IEEE Spectrum, Apr. 1997, pp. 20-25.
Advanced Micro Devices , Inc.
Chung-Trans X.
Wong Peter
Zagorin O'Brien & Graham LLP
LandOfFree
Subordinate bridge structure for a point-to-point computer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Subordinate bridge structure for a point-to-point computer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Subordinate bridge structure for a point-to-point computer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2924017