Electronic digital logic circuitry – Signal sensitivity or transmission integrity – Bus or line termination
Reexamination Certificate
2001-11-21
2002-08-06
Le, Don Phu (Department: 2819)
Electronic digital logic circuitry
Signal sensitivity or transmission integrity
Bus or line termination
C326S083000, C326S086000
Reexamination Certificate
active
06429678
ABSTRACT:
BACKGROUND OF INVENTION
This invention relates to transmission lines, and more particularly to active terminators for transmission lines.
As electronic devices operate at higher and higher speeds, transmission-line effects become more prominent. Rapid signal switching can cause cables and longer wiring traces on printed-circuit boards (PCBs) to act as transmission lines. Such lines are treated as transmission lines when the time for a signal to travel from one end to the other end of the line is equal to or more than half of the signal transition (rise or fall) time.
Higher-performance integrated circuits can decrease rise and fall times, while PCB traces remain roughly constant. Thus more signal lines have to be treated as transmission lines in more advanced systems.
Reflections are caused by impedance mismatches between the transmission line and its loads. Reflection are signals that travel along the transmission line, back and forth between the driver and a receiver, causing unwanted signal ringing, overshoot, undershoot, and noise. The quality of signals is thus degraded.
Various techniques are used to minimize reflection and ringing. Terminating resistors, resistor-capacitors, and diodes can be added to the transmission line to match line impedances or clamp the undershoots and overshoots of ringing. Active terminators have also been used.
The parent application disclosed an active termination circuit using complementary metal-oxide-semiconductor (CMOS) transistors. While useful, other, more sophisticated, active termination circuits are desirable. In particular, a smaller, less expensive active-termination circuit is desired. A clamp buffer is desired to increase the voltage drive on the gate of the clamping transistors, allowing these clamping transistors to be reduced in size.
What is desired is a zero-standby-power active termination circuit for a transmission line. A lower-power terminator is desired using CMOS transistors.
REFERENCES:
patent: 4450370 (1984-05-01), Davis
patent: 4748426 (1988-05-01), Stewart
patent: 5020102 (1991-05-01), Schorr
patent: 5166561 (1992-11-01), Okura
patent: 5214320 (1993-05-01), Truong
patent: 5528190 (1996-06-01), Honningford
patent: 5530377 (1996-06-01), Walls
patent: 5652528 (1997-07-01), Kimura et al.
patent: 6051989 (2000-04-01), Walck
patent: RE36789 (2000-07-01), Mandel et al.
patent: 6100713 (2000-08-01), Kalb et al.
patent: 6163165 (2000-12-01), Starr
patent: 6184730 (2001-02-01), Kwong et al.
Lin Kwong Shing
Wong Anthony Yap
Auvinen Stuart T.
Le Don Phu
Pericom Semiconductor Corp.
LandOfFree
Capacitively-coupled extended swing zero-DC-power active... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capacitively-coupled extended swing zero-DC-power active..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitively-coupled extended swing zero-DC-power active... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2902701