Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Reexamination Certificate
1999-12-02
2002-04-16
Nelms, David (Department: 2818)
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
C257S413000, C438S592000
Reexamination Certificate
active
06373112
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to semiconductor structures and manufacturing. More particularly the invention relates to the formation of polycrystalline silicon germanium gate electrodes for metal-oxide-semiconductor field effect transistors (MOSFETs).
2. Background
Advances in semiconductor manufacturing technology have led to the integration of tens, and more recently, hundreds of millions of circuit elements, such as transistors, on a single integrated circuit (IC). In order to achieve such increases in density, not only have interconnect line widths become smaller, but so have the dimensions of metal-oxide-semiconductor field effect transistors.
MOSFETs are also sometimes referred to as insulated gate field effect transistors (IGFETs). Most commonly, theses devices are referred to simply as FETs, and are so referred to in this disclosure.
Transistor scaling typically involves more than just the linear reduction of the FET width and length. For example, both source/drain (S/D) junction depth and gate insulator thickness are also typically reduced in order to produce a FET with the desired electrical characteristics.
As is well known, the gate electrode of a FET is commonly formed from a patterned layer of polycrystalline silicon. Polycrystalline silicon is also referred to polysilicon. The polysilicon gate electrodes are commonly doped such that the gate electrodes of n-channel FETs (NFETs) are n-type, and the gate electrodes of p-channel FETs (PFETs) are p-type.
Since doped polysilicon is a semiconductive material, it tends to experience the formation of a depletion region adjacent to the interface between the gate electrode and the gate insulator (also referred to as the gate dielectric) when a voltage is applied to the gate electrode. As transistor scaling has substantially reduced the thickness of the gate insulator layer, the width of the depletion region in the doped polysilicon gate electrode has come to play a more significant role in determining the electrical characteristics of the FET. Unfortunately, the occurrence of this depletion region in the gate electrode tends to degrade transistor performance.
What is needed is a gate electrode structure that substantially overcomes the problems associated with polysilicon depletion layers, and methods of making such a gate electrode structure.
SUMMARY OF THE INVENTION
Briefly, a substantially continuous, and smooth, polycrystalline silicon germanium layer overlying a very thin layer of dielectric material is obtained by first forming a silicon seed layer over the dielectric layer.
In a particular embodiment, a MOSFET has a gate electrode that includes a polycrystalline SiGe layer superjacent to a gate dielectric layer, where the gate dielectric is less than about 20 angstroms in thickness.
REFERENCES:
patent: 5998289 (1999-12-01), Yu
patent: 6127216 (2000-10-01), Yui
patent: 6180499 (2001-01-01), Yu
Chau Robert S.
Murthy Anand
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Le Dung A
Nelms David
LandOfFree
Polysilicon-germanium MOSFET gate electrodes does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Polysilicon-germanium MOSFET gate electrodes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Polysilicon-germanium MOSFET gate electrodes will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2900030