Passivation of sidewall spacers using ozonated water

Details Passivation of sidewall spacers using ozonated water Passivation of sidewall spacers using ozonated water

2000-09-19

2002-05-14

Christianson, Keith (Department: 2823)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

C438S303000

Reexamination Certificate

active

06387804

ABSTRACT:

RELATED APPLICATIONS
This application contains subject matter similar to that disclosed in U.S. Pat. Ser. No. 09/660,396, filed on Sep. 12, 2000.
TECHNICAL FIELD
The present invention relates to the field of manufacturing semiconductor devices and, more particularly, to an improved salicide process of forming metal silicide contacts.
BACKGROUND OF THE INVENTION
An important aim of ongoing research in the semiconductor industry is the reduction in the dimensions of the devices used in integrated circuits. Planar transistors, such as metal oxide semiconductor (MOS) transistors, are particularly suited for use in high-density integrated circuits. As the size of the MOS transistors and other active devices decreases, the dimensions of the source/drain regions and gate electrodes, and the channel region of each device, decrease correspondingly.
The design of ever-smaller planar transistors with short channel lengths makes it necessary to provide very shallow source/drain junctions. Shallow junctions are necessary to avoid lateral diffusion of implanted dopants into the channel, since such a diffusion disadvantageously contributes to leakage currents and poor breakdown performance. Shallow source/drain junctions of less than 1,000 Å, e.g., less than 800 Å, are required for acceptable performance in short channel devices.
Metal silicide contacts are typically used to provide low resistance contacts to source/drain regions and gate electrodes. The metal silicide contacts are conventionally formed by depositing a conductive metal, such as titanium, cobalt, tungsten, or nickel, on the source/drain regions and gate electrodes by physical vapor deposition (PVD), e.g. sputtering or evaporation; or by a chemical vapor deposition (CVD) technique. Subsequently, heating is performed to react the metal with underlying silicon to form a metal silicide layer on the source/drain regions and gate electrodes. The metal silicide has a substantially lower sheet resistance than the silicon to which it is bonded. Desirably, the metal silicide is only formed on the underlying silicon, not on the dielectric sidewall spacers. Selective etching is then conducted to remove unreacted metal from the non-silicided areas, such as the dielectric sidewall spacers. Thus, the silicide regions are aligned only on the electrically conductive areas. This self-aligned silicide process is generally referred to as the “salicide” process.
A portion of a typical semiconductor device
10
is schematically illustrated in FIG.
1
and comprises a silicon-containing substrate
12
with shallow source/drain extensions
15
A and source/drain
15
B regions formed therein. Gate oxide
24
and gate electrode
28
are formed on the silicon-containing substrate
12
. Sidewall spacers
18
are formed on opposing side surfaces
29
of gate electrode
28
. Sidewall spacers
18
typically comprise silicon based insulators, such as silicon nitride, silicon oxide, or silicon carbide. The sidewall spacers
18
function to mask shallow source/drain extensions
15
A during ion implantation to form source/drain regions
15
B. The sidewall spacers
18
also mask the side surfaces
29
of the gate
28
when metal layer
16
is deposited, thereby preventing silicide from forming on the side surfaces
29
.
After metal layer
16
is deposited, heating is conducted at a temperature sufficient to react the metal with underlying silicon in the gate electrode and substrate surface to form conductive metal silicide contacts
26
. After the metal suicide contacts
26
are formed, the unreacted metal
16
is removed by etching, as with a wet etchant, e.g., an aqueous H
2
O
2
/NH
4
OH solution. The sidewall spacer
18
, therefore, acts as an electrical insulator separating the silicide contact
26
on the gate electrode
28
from the metal silicide contacts
26
on the source/drain regions
15
B. As shown in FIG.
2
.
Difficulties are encountered in such a conventional silicidation process, particularly when employing silicon nitride sidewall spacers and nickel as the metal. Specifically it was found that nickel reacts with dangling silicon bonds in the silicon nitride sidewall spacers during heating to form nickel silicide layers on the sidewall spacer surface
20
forming an electrical bridge between the nickel silicide contact
26
on the gate electrode
28
and the nickel silicide contact
26
on the source/drain regions
15
B. This undesirable effect is particularly problematic as device design rules plunge into the deep sub-micron range and is schematically illustrated in
FIG. 3
, wherein sidewall spacer surface
20
contains dangling silicon bonds
21
. When the metal layer
16
is deposited on the sidewall spacer surface
20
and heated, a metal silicide layer
26
remains on the surface of the sidewall spacer
20
after etching.
Bridging between the gate electrode and the associated source/drain regions results in diminished device performance and device failure.
The term semiconductor devices, as used herein, is not be limited to the specifically disclosed embodiments. Semiconductor devices, as used herein, include a wide variety of electronic devices including flip chips, flip chip/package assemblies, transistors, capacitors, microprocessors, random access memories, etc. In general, semiconductor devices refer to any electrical device comprising semiconductors.
SUMMARY OF THE INVENTION
There exists a need for efficient methodology to produce highly reliable semiconductor devices with ultra-shallow junctions by eliminating bridging between a transistor gate electrodes and associated source/drain regions. There exists a particular need in this art to eliminate nickel silicide formation on silicon nitride sidewall spacer surfaces in MOS transistors.
These and other needs are met by the embodiments of the present invention, which provide a method of manufacturing a semiconductor device comprising: providing an intermediate product comprising a gate electrode on a semiconductor substrate with a gate insulating layer therebetween. The gate electrode has an upper surface and opposing side surfaces with sidewall spacers formed on the opposing side surfaces. The sidewall spacers are contacted with a fluid comprising ozone and water for a period of time sufficient to passivate the sidewall spacers.
The earlier stated needs are also met by another embodiment of the instant invention which provides a method of manufacturing a semiconductor device comprising forming silicide contacts on a semiconductor device comprising: providing an intermediate product comprising a gate electrode and source/drain regions, wherein sidewall spacers are formed on side surfaces of the gate electrode. The sidewall spacers are contacted with a fluid comprising ozone and water for a period of time sufficient to passivate the sidewall spacers. A metal layer is deposited over the intermediate product and the metal layer is subsequently heated at a temperature sufficient to cause the metal to react with silicon in the gate electrode and source/drain regions to form metal silicide. Unreacted metal is subsequently removed from the sidewall spacers. The step of contacting the sidewall spacers with the fluid passivates dangling silicon bonds in the sidewall spacers prevents the formation of metal silicide thereon.
The earlier stated needs are further met by another embodiment of the instant invention that provides a semiconductor device comprising a gate electrode on a semiconductor substrate with a gate insulating layer therebetween. The gate electrode has an upper surface and opposing side surfaces with sidewall spacers on the opposing side surfaces and source and drain regions with passivated sidewall spacers formed adjacent to the gate walls. The sidewall spacers are passivated by contacting them with a fluid comprising ozone and water.
The foregoing and other features, aspects, and advantages of the present invention will become apparent in the following detailed description of the present invention when taken in conjunction with the accompanying drawings.


REFERENCES

Affiliated with

Also associated with

Rating

Passivation of sidewall spacers using ozonated water does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Passivation of sidewall spacers using ozonated water, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Passivation of sidewall spacers using ozonated water will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2890523