Method and apparatus for managing input/output address accesses

Details Method and apparatus for managing input/output address accesses Method and apparatus for managing input/output address accesses

2000-01-31

2002-04-09

Lee, Thomas (Department: 2182)

Electrical computers and digital data processing systems: input/

Input/output data processing

Peripheral monitoring

C710S017000, C710S018000, C710S019000, C710S022000, C710S026000, C710S048000, C710S120000, C710S100000, C710S036000

Reexamination Certificate

active

06370598

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to the field of computer systems. More specifically, the present invention relates to a method and apparatus for trapping accesses to input/output (I/O) addresses.
BACKGROUND OF THE INVENTION
In computer systems, processors typically communicate with I/O functions using memory-mapped I/O or I/O addressing. An I/O function is a specific job that an I/O device performs. An I/O device may host a plurality of I/O functions. The memory-mapped I/O scheme involves assigning portions of the memory to I/O functions as address spaces. Reads and writes to those addresses in memory are interpreted as commands to the I/O function. The I/O addressing scheme involves utilizing dedicated I/O instructions in the processor. These I/O instructions can specify an I/O function, through an I/O address, and a command to the I/O function. The processor communicates the I/O address via a set of wires normally included as part of the I/O bus. The command to the I/O function is transmitted over the data lines in the I/O bus.
The I/O addresses of I/O functions are typically written in the Basic Input/Output System (BIOS) that corresponds to the platform of the computer system, an operating system installed in the computer system, and device drivers written for the I/O functions. Computer systems using an I/O addressing scheme rely on the BIOS, the operating system, and device drivers to provide the processor with the correct I/O addresses to the I/O functions in the computer system. A problem occurs when a computer system is configured with a BIOS, operating system, or device driver that does not correspond to the platform of the computer system or when an I/O function is no longer at an I/O address that the BIOS, operating system, or device driver indicates. In these situations, an error would occur when the processor attempts to access an I/O function that does not exist at the I/O address indicated by the BIOS.
SUMMARY
An apparatus according to an embodiment of the present invention is disclosed. The apparatus includes an input/output (I/
0
) address verification unit that determines whether an I/
0
address received from a processor is protected. An interrupt generator is coupled to the I/O address verification unit. The interrupt generator generates an interrupt if the I/O address is protected. An interrupt recorder is coupled to the address verification unit. The interrupt recorder records a cause of the interrupt.


REFERENCES:
patent: 4163280 (1979-07-01), Mori et al.
patent: 4329409 (1982-04-01), Maruoka et al.
patent: 4695945 (1987-09-01), Irwin
patent: 4797851 (1989-01-01), Suzuki
patent: 4920481 (1990-04-01), Binkley et al.
patent: 5062042 (1991-10-01), Binkley et al.
patent: 5088033 (1992-02-01), Binkley et al.
patent: 5185736 (1993-02-01), Tyrrell et al.
patent: 5504922 (1996-04-01), Seki et al.
patent: 5560018 (1996-09-01), Macon, Jr. et al.
patent: 5588112 (1996-12-01), Dearth et al.
patent: 5628029 (1997-05-01), Evoy
patent: 5644755 (1997-07-01), Wooten
patent: 5649142 (1997-07-01), Lavelle et al.
patent: 5668971 (1997-09-01), Neufeld
patent: 5682512 (1997-10-01), Tetrick
patent: 5708815 (1998-01-01), Poisner
patent: 5745770 (1998-04-01), Thangadurai et al.
patent: 5754884 (1998-05-01), Swanstrom
patent: 5764999 (1998-06-01), Wilcox et al.
patent: 5796984 (1998-08-01), Pearce et al.
patent: 5802318 (1998-09-01), Murray et al.
patent: 5809330 (1998-09-01), Ninomiya
patent: 5822568 (1998-10-01), Swanstrom
patent: 5832299 (1998-11-01), Wooten
patent: 5864692 (1999-01-01), Faraboschi et al.
patent: 5884082 (1999-03-01), Seidel et al.
patent: 5896534 (1999-04-01), Pearce et al.
patent: 5903773 (1999-05-01), Richardson et al.
patent: 5961614 (1999-10-01), Christiansen
patent: 6065073 (2000-05-01), Booth
patent: 6078970 (2000-06-01), Nordstrom et al.
patent: 05040701 (1993-02-01), None
IBM Tech. Disc. Bull., NN8906381, Emulation of an Expanded Memory Adapter Using a Microprocessor, Jun. 1989, v. 32, 1:381-383.

Affiliated with

Also associated with

Rating

Method and apparatus for managing input/output address accesses does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for managing input/output address accesses, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for managing input/output address accesses will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2879563