Error detection/correction and fault detection/recovery – Pulse or data error handling – Skew detection correction
Reexamination Certificate
1999-07-01
2002-09-17
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Skew detection correction
C714S815000
Reexamination Certificate
active
06453431
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to circuits for detecting error transients in logic circuits due to atomic events or other non-recurring noise transients.
2. Background Description
Statically (DC) coupled Complementary Metal Oxide Semiconductor (CMOS) logic has been employed in the vast majority of logic applications for the last fifteen years. It has enjoyed this pre-eminence as a result of an unusually broad set of highly desirable features including very low power consumption, high performance and rugged resistance to external noise sources. Until very recently this has included absolute resistance to atomic events like the emission of alpha particles from near proximity metals and the incidence of cosmic rays from just about anywhere.
Rapid advances in lithography have allowed circuit node features to shrink in area about a factor of two every two years. Node capacitance has shrunken almost as fast. With the advent of 0.2 micron lithography, small lightly loaded nodes are vulnerable to error transients. The vulnerability of the computation is a more complex matter. To actually corrupt the computation, the atomic event, whether alpha or cosmic in origin, must impinge on one of these lightly loaded nodes within a time window such that the error transient is likely to be latched into a register. Error transients which are too short to propagate to the next latch or which occur in plenty of time for the logic levels to recover after the transient will not be captured by the latches. As lithography features shrink further, more and more of these error transients will impinge upon vulnerable nodes and be captured as bona-fide soft errors.
Earlier work fails to correct the problem. The atomic event induced soft error problem was first detected and eventually corrected in memory. Small Static Random Access Memory (SRAM) and Dynamic Random Access Memory (DRAM) cells have inherently small lightly loaded circuit nodes and thus exhibited early vulnerability to this problem. The problems of detection and ultimately correction were solved in a straight forward manner using parity for error detection and multidimensional parity with error correction codes. This early success lead to much research in an effort to extend code detection to logic. Researchers today agree this approach has failed. The codes devised are simply too complex and too specialized for implementation in general purpose logic.
A brute force solution is unattractive. We could, of course, simply pad all vulnerable circuit nodes with extra capacitance. This “solution” stands in direct opposition to one of the principle motivations of finer lithography. That is to improve circuit and system performance. In the last three technology generations, the effective transconductance at nominal power supply has not changed significantly; rather, improved performance has been largely achieved by lowering node capacitance and decreasing nominal power supply. Both factors increase node vulnerability. Charge or discharge transients from atomic events can vary tremendously. However, a given event appears as a fixed charge or discharge on the affected node, independent of the node size or voltage.
SUMMARY OF THE INVENTION
According to the invention, there is provided a first circuit coupled to a data line for sensing a first signal on the data line at a first point in time (T
1
) and a second circuit coupled to the data line for sensing the first signal on the data line at a second point in time (T
2
) such that a time difference between T
1
and T
2
is small enough so that the first signal is still present on the data line in the absence of a perturbation event and such that the time difference between T
1
and T
2
is large enough so that any such perturbation event is resolved. A compare circuit coupled to the first and second circuits compares the sensing of the first signal by the first and second circuits, and generates an error signal in response to a non-compare.
REFERENCES:
patent: 3895349 (1975-07-01), Robson
patent: 4293930 (1981-10-01), Van Reymersdal
patent: 4404673 (1983-09-01), Yamanouchi
patent: 4495629 (1985-01-01), Zasio et al.
patent: 4581741 (1986-04-01), Huffman et al.
patent: 4637018 (1987-01-01), Flora et al.
patent: 4700347 (1987-10-01), Rettberg et al.
patent: 4737971 (1988-04-01), Lanzafame et al.
patent: 4800564 (1989-01-01), DeFazio et al.
patent: 4868420 (1989-09-01), Itoh et al.
patent: 5032743 (1991-07-01), Rogers
patent: 5043990 (1991-08-01), Doi et al.
patent: 5233617 (1993-08-01), Simmons et al.
patent: 5313501 (1994-05-01), Thacker
patent: 5410550 (1995-04-01), Simmons et al.
patent: 5497475 (1996-03-01), Alapat
patent: 5508634 (1996-04-01), Sugiyama
patent: 5619148 (1997-04-01), Guo
patent: 5802266 (1998-09-01), Kanekawa et al.
patent: 07058736 (1995-03-01), None
Bernstein Kerry
Bryant Andres
Klaasen William A.
Pricer Wilbur David
Chadurjian Mark F.
De'cady Albert
Torres Joseph D.
Whitham Curtis & Christofferson, P.C.
LandOfFree
System technique for detecting soft errors in statically... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System technique for detecting soft errors in statically..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System technique for detecting soft errors in statically... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2867398