Semiconductor device manufacturing: process – Forming bipolar transistor by formation or alteration of... – Having heterojunction
Reexamination Certificate
2000-09-22
2002-04-02
Le, Vu A. (Department: 2824)
Semiconductor device manufacturing: process
Forming bipolar transistor by formation or alteration of...
Having heterojunction
Reexamination Certificate
active
06365478
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates generally to fabrication of solid state electronic devices, and more specifically to such fabrication which controls the formation of crystalline defects in such devices.
Experience has shown a need to control minority carrier lifetime in various solid state devices, including heterojunction bipolar transistors (HBTs). For example, it would be beneficial to produce HBT devices that have consistent current gain so that the circuit yield is high.
The prior art taught that the introduction of impurities, such as Au, into a high-speed diode can adjust the minority carrier lifetime. Prior HBTs use any of the following: graded, narrow, doped, or stepped base regions to adjust where the minority carriers will recombine. This invention addresses the problems presented by the foregoing prior art and provides a solution.
BRIEF SUMMARY OF THE INVENTION
Applicant has discovered a method of fabricating a solid state electronic device which is believed capable of controlling minority carrier lifetime. According to one embodiment, the device comprises a substrate and layers. The one embodiment introduces introduces crystalline defects in at least one of the layers and controls the densities in at least the one layer, whereby at least one characteristic of the device is controlled. For example, the current gain beta of the device can be controlled. The crystalline defect densities may be controlled by controlling the temperature of the substrate.
By using the method, the characteristics of a solid state electronic device can be controlled with a degree of ease and accuracy previously unattainable. For example, the one embodiment allows an engineer an additional in-process method to control where the minority carriers will recombine to achieve the desired current gain beta.
REFERENCES:
patent: 4119994 (1978-10-01), Jain et al.
patent: 6143631 (2000-11-01), Chapek
patent: 6258685 (2001-07-01), Fujita et al.
“Nonlinear Feedback Control and Observer Design for the Modern Effusion Cell.” Tucker, M.; and Meyer, D. Decision and Control, Proceedings of the 37th IEEE Conference. vol. 1, 1998, pp. 463-468.*
“Er-Doping Effects on Properties of Amorphous Silicon Films Prepared by Electron Beam Evaporations.” Gan, R.; Wang, J. Thin Solid Films, vol. 293, 1997, pp. 63-66.*
Ben G. Streetman, “Solid State Electronic Devices”, Prentice-Hall, 1990, 3rd Edition, pp. 19-24.
Block Thomas R.
Cavus Abdullah
Wojtowitz Michael
Le Vu A.
McAndrews Held & Malloy Ltd.
Owens Beth E.
LandOfFree
Solid state electronic device fabrication using crystalline... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Solid state electronic device fabrication using crystalline..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Solid state electronic device fabrication using crystalline... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2851619