Electrical computers and digital processing systems: support – Computer power control
Reexamination Certificate
1998-06-25
2002-04-02
An, Meng-Al T. (Department: 2185)
Electrical computers and digital processing systems: support
Computer power control
C713S310000, C713S320000, C713S321000, C713S322000, C713S323000
Reexamination Certificate
active
06367021
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to power management systems, and more particularly, to a configurable power management system.
2. Description of the Related Art
Previous power management systems for use with integrated circuit (IC) chips have been limited in their ability to be configured. Thus, there is a need for a power management system which is configurable.
SUMMARY OF THE INVENTION
The present invention also provides a power level detect circuit for use in a power management system. An analog voltage-level detector interface has a programmable override function for providing a digitally encoded voltage level as an output which is used for global configuration. An input receives an analog enable signal to turn on a DC-current source of an external voltage-level detector and a read strobe. A voltage-level detector input is sampled.
A better understanding of the features and advantages of the present invention will be obtained by reference to the following detailed description of the invention and accompanying drawings which set forth an illustrative embodiment in which the principles of the invention are utilized.
REFERENCES:
patent: 4479096 (1984-10-01), Fowks
patent: 5056144 (1991-10-01), Cornelius
patent: 5153535 (1992-10-01), Fairbanks et al.
patent: 5167024 (1992-11-01), Smith et al.
patent: 5187425 (1993-02-01), Tanikawa
patent: 5189319 (1993-02-01), Fung et al.
patent: 5204953 (1993-04-01), Dixit
patent: 5254888 (1993-10-01), Lee et al.
patent: 5259006 (1993-11-01), Price et al.
patent: 5307003 (1994-04-01), Fairbanks et al.
patent: 5331669 (1994-07-01), Wang et al.
patent: 5404473 (1995-04-01), Papworth et al.
patent: 5408626 (1995-04-01), Dixit
patent: 5428790 (1995-06-01), Harper et al.
patent: 5442642 (1995-08-01), Ingalls et al.
patent: 5444664 (1995-08-01), Kuroda et al.
patent: 5568398 (1996-10-01), Trainor
patent: 5606704 (1997-02-01), Pierce et al.
patent: 5640573 (1997-06-01), Gephardt et al.
patent: 5675808 (1997-10-01), Gulick et al.
patent: 5805923 (1998-09-01), Shay
patent: 5826093 (1998-10-01), Assouad et al.
patent: 6021498 (2000-02-01), Wisor et al.
“Elentari Optimized 32-bit 486-class Controller With On-chip Peripherals for Embedded Systems”, National Semiconductor Corporation, santa Clara, California, Mar. 1995.*
“Elentari Core Internal Bus spec”, National Semiconductor Corporation, Santa clara, California, Mar. 1995.*
“Internal peripheral Bus Signals”, National Semiconductor Corporation, Santa Clara, California, Mar. 1995.*
Serra, Micaela & Dervisoglu, Bulent I., “Testing”, Chapter 79, The Electrical Engineering Handbook, Richard C. Dorf, Editor-in-Chief, pp. 1808-1837, CRC Press.
L-T Wang et al., “Feedback Shift Registers for Self-Testing Circuits”, VLSI Systems Design, Dec. 1986.
Masakazu Shoji, “CMOS Dynamic Gates”, Chapter 5, AT&T CMOS Digital Circuit Technology, Prentice Hall, 1988, pp. 210-257.
Guthrie, Charles, “Power-On Sequencing For Liquid Crystal Displays; Why, When, And How”, Sharp Application Notes, Sharp Corporation, 1994, pp. 2-1 thru 2-9.
Bernd Moeschen, “NS32SP160—Feature Communication Controller Architecture Specification”, National Semiconductor, Rev. 1.0, May 13, 1993.
Agarwal, Rakesh K., 80×86 Architecture and Programming, vol. II: Architecture Reference, Chapter 4, Prentice Hall, 1991, pp. 542-543.
Intel486 Microprocessor Family Programmer's Reference Manual, Intel Corporation, 1993.
8237A High Performance Programmable DMA Controller (8237A-4, 8237A-5), Peripheral Components, Intel, 1992, pp. 3-14 thru 3-50.
Kane, Gerry, “R2000 Processor Programming Model”, Chapter 2, MIPS RISC Architecture, MIPS Computer Systems, Inc.
Hennessy, John, et al., “Interpreting Memory Addresses”, Computer Architecture A Quantitative Approach, pp. 95-97, Morgan Kaufmann Publishers, Inc. 1990.
Power PC601 Reference Manual, IBM, 1994, Chapter 9, “System Interface Operation”, pp. 9-15 thru 9-17.
Intel Corp. Microsoft Corp., Advanced Power Management (APM) BIOS Interface Specification, Revision 1.1., Sep. 1993.
Intel Corporation, i486 Micro Processor Hardware Reference Manual, Processor Bus, pp. 3-28 thru 3-32.
An Meng-Al T.
El-Hady Nabil
National Semiconductor Corporation
Stallman & Pollock LLP
LandOfFree
Power management system with programable configuration... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power management system with programable configuration..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power management system with programable configuration... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2848423