Semiconductor device manufacturing: process – Formation of semiconductive active region on any substrate – Fluid growth step with preceding and subsequent diverse...
Reexamination Certificate
1999-09-23
2002-01-01
Mills, Gregory (Department: 1763)
Semiconductor device manufacturing: process
Formation of semiconductive active region on any substrate
Fluid growth step with preceding and subsequent diverse...
C438S493000, C438S488000, C438S489000, C438S370000
Reexamination Certificate
active
06335268
ABSTRACT:
BACKGROUND OF THE INVENTION
The invention relates generally to semiconductor integrated circuits, and more particularly, to an apparatus and method for fabricating a spherical-shaped semiconductor integrated circuit.
Conventional integrated circuits, or “chips,” are formed from a flat surface semiconductor wafer. The semiconductor wafer is first manufactured in a semiconductor material manufacturing facility and is then provided to a fabrication facility. At the latter facility, several layers are processed onto the semiconductor wafer surface. Once completed, the wafer is then cut into one or more chips and assembled into packages. Although the processed chip includes several layers fabricated thereon, the chip still remains relatively flat.
A fabrication facility is relatively expensive due to the enormous effort and expense required for creating flat silicon wafers and chips. For example, manufacturing the wafers requires several high-precision steps including creating rod-form polycrystalline semiconductor material; precisely cutting ingots from the semiconductor rods; cleaning and drying the cut ingots; manufacturing a large single crystal from the ingots by melting them in a quartz crucible; grinding, etching, and cleaning the surface of the crystal; cutting, lapping and polishing wafers from the crystal; and heat processing the wafers. Moreover, the wafers produced by the above processes typically have many defects which are largely attributable to the difficulty in making a single, highly pure crystal due to the above cutting, grinding and cleaning processes as well as due to the impurities, including oxygen, associated with containers used in forming the crystals. These defects become more and more prevalent as the integrated circuits formed on these wafers become smaller.
Another major problem associated with modern fabrication facilities for flat chips is that they require extensive and expensive equipment. For example, dust-free clean rooms and temperature-controlled manufacturing and storage areas are necessary to prevent the wafers and chips from defecting and warping. Also, these types of fabrication facilities suffer from a relatively inefficient throughput as well as an inefficient use of the silicon. For example, facilities using in-batch manufacturing, where the wafers are processed by lots, must maintain huge inventories to efficiently utilize all the equipment of the facility. Also, because the wafers are round, and the completed chips are rectangular, the peripheral portion of each wafer cannot be used.
Still another problem associated with modern fabrication facilities is that they do not produce chips that are ready to use. Instead, there are many additional steps that must be completed, including cutting and separating the chip from the wafer; assembling the chip to a lead frame which includes wire bonding, plastic or ceramic molding and cutting and forming the leads, positioning the assembled chip onto a printed circuit board; and mounting the assembled chip to the printed circuit board. The cutting and assembly steps introduce many errors and defects due to the precise requirements of such operations. In addition, the positioning and mounting steps are naturally two-dimensional in character, and therefore do not support curved or three dimensional areas.
Therefore, due to these and various other problems, only a few companies in the world today can successfully manufacture conventional flat chips. Furthermore, the chips must bear a high price to cover the costs of manufacturing, as well as the return on initial capital and investment.
In co-pending U.S. patent application Ser. No. 08/858,004 filed on May 16, 1997, assigned to the same assignee as the present application and hereby incorporated by reference, a method and apparatus for manufacturing spherical-shaped semiconductor integrated circuits is disclosed. The present invention is specific to an apparatus and method for performing fabrication steps on the circuits.
SUMMARY OF THE INVENTION
The present invention, accordingly, provides an apparatus and method for fabricating a spherical shaped semiconductor integrated circuit according to which a chamber is provided into which spheres of a semiconductor material are introduced therein. Process gases are also selectively introduced into the chamber. The chamber includes a metallic portion that is selectively provided a voltage. Upon receiving the voltage, the chamber attracts ions from the process gases, at least some of the attracted ions treating the spheres according to a particular aspect of the fabrication process.
In one embodiment, the metallic portion of the chamber forms a mesh-type area to allow the ions to flow therethrough. In another embodiment, the metallic portion of the chamber is a conveyor tray for holding at least one of the spheres.
Several advantages result from the foregoing. For example the process gases can treat the spheres in several manners including depositing a thin film on the spheres, etching the spheres. Also, the spheres can be continuously introduced into the chamber to reduce or eliminate the need a for a clean room environment. Also, the chamber can be maintained at a relatively high temperature above conventional semiconductor material warping or melting points. Further, the spherical shape of the circuit provides much greater surface area on which the process gas acts, when compared to the surface area of a conventional flat semiconductor. Still further, the method of the present invention can be carried out in a relatively small space and eliminates the requirements for assembly and packaging facilities.
REFERENCES:
patent: 4272351 (1981-06-01), Kotani et al.
patent: 4314525 (1982-02-01), Hsu et al.
patent: 4582720 (1986-04-01), Yamazaki
patent: 4652318 (1987-03-01), Masuda et al.
patent: 4925542 (1990-05-01), Kidd
patent: 5006317 (1991-04-01), Sanjurjo
patent: 5055319 (1991-10-01), Bunshah et al.
patent: 5178739 (1993-01-01), Barnes et al.
patent: 5462639 (1995-10-01), Matthews et al.
patent: 5571366 (1996-11-01), Ishii et al.
patent: 5592581 (1997-01-01), Okase
patent: 5811022 (1998-09-01), Savas et al.
patent: 5904780 (1999-05-01), Tomoyasu
patent: 02-119241 (1988-10-01), None
U.S. application No. 08/858,044, filed May 16, 1997, entitled: Spherical Shaped Semiconductor Integrated Circuit by Akira Ishikawa.
U.S. application No. 08/996,260, filed Dec. 22, 1997, entitled: Apparatus and Method for Fabricating Spherical Shaped Semiconductor Integrated Circuits by Ohkusa, et al.
U.S. application No. 60/032,340, filed Dec. 4, 1996, entitled: Spherical Surface Semiconductor Integrated Circuit by Akira Ishikawa.
X.Y. Qian et al., Plasma Immersion Ion Implantation of SeF4and BF3for sub-100 nm P+IN Junction Fabrication, Appl. Phys. Lett. 59 (3), Jul. 15, 1991, at 348.
Meng-Hsiung Kiang et al., PD/Si Plasma Immersion Ion Implantation for Selective Electroless Copper Plating on SiO2, Appl Phys. Lett. 60 (22), Jun. 1, 1992, at 2767.
Andre Anders et al., Metal Plasma Immersion Ion Implantation and Deposition Using Vacuum Arc Plasma Sources, J. Vac. Sci. Technol. B, Mar./Apr. 1994, at 815.
Paul K. Chu et al., Recent Applications of Plasma Immersion Ion Implantation, Semiconductor International, Jun. 1996, at 165.
Donald J. Rej, Plasma Immersion Ion Implantation (PIII), Handbook of Thin Film Process Technology, 1996, at E2.3:1.
R.J. Matyi et al, Materials Properties of B-Doped Si by Low Energy Plasma Source Ion Implantation, 1997, at 749.
S.B. Felch et al., Formation of Deep Sub-Micron Buried Channel pMOSFETs with Plasma Doping.
C.M. Osburn, Ultra-Shallow Junction Formation Using Very Low Energy B and BF2Sources, at 607.
Jin Onuki et al, “High-reliability interconnection formation by a two-step switching bias sputtering process”, Thin Solid Films, 266, 1995, pp. 182-188.
Murzin Ivan Herman
Zhang Yanwei
Ball Semiconductor Inc.
Haynes and Boone LLP
Mills Gregory
Zervigon Rudy
LandOfFree
Plasma immersion ion processor for fabricating semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Plasma immersion ion processor for fabricating semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Plasma immersion ion processor for fabricating semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2839795