Semiconductor memory device with MOS transistors each having...

Static information storage and retrieval – Read/write circuit – Including reference or bias voltage generator

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S189070

Reexamination Certificate

active

07376023

ABSTRACT:
A semiconductor memory device includes memory cells, a memory cell array, a first voltage generating circuit, a reference voltage generating circuit, and a first voltage control circuit. Each of the memory cells includes a first MOS transistor comprising a floating gate and a control gate formed on the floating gate. The memory cell array includes the memory cells arranged in a matrix. The first voltage generating circuit generates a first positive voltage. The reference voltage generating circuit generates a first reference voltage. The first voltage control circuit sets the first positive voltage at a voltage value based on the first reference voltage and outputs a resulting second positive voltage. An output impedance of the first voltage control circuit varies depending on the number of bits into which data is simultaneously written. The second positive voltage is used to write and erase data into and from the memory cells.

REFERENCES:
patent: 5369354 (1994-11-01), Mori
patent: 6219293 (2001-04-01), Butler et al.
patent: 6535435 (2003-03-01), Tanaka et al.
Shigeru Atsumi, et al., “A Channel-Erasing 1.8-V-Only 32-Mb NOR Flash EEPROM with a Bitline Direct Sensing Scheme”, IEEE Journal of Solid-State Circuits, vol. 35, No. 11, Nov. 2000, pp. 1648-1654.
Wei-Hua Liu, et al., “A 2-Transistor Source-select (2TS) Flash EEPROM for 1.8V-Only Applications”, NVSMW 4.1, Feb. 1997, pp. 1-3.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Semiconductor memory device with MOS transistors each having... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device with MOS transistors each having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device with MOS transistors each having... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2813578

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.