Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2008-06-03
2008-06-03
Chiang, Jack (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07383520
ABSTRACT:
A method and apparatus for optimizing cooling system performance using full-chip thermal analysis of semiconductor chip designs is provided. One embodiment of a novel method for optimizing the cooling of an electronic system incorporating at least one semiconductor chip includes receiving full-chip temperature data for the semiconductor chip(s) and configuring the cooling system for dissipating heat from the electronic system in accordance with the full-chip temperature data.
REFERENCES:
patent: 4696578 (1987-09-01), Mansuria et al.
patent: 5654904 (1997-08-01), Thakur
patent: 5710068 (1998-01-01), Hill
patent: 6124635 (2000-09-01), Kuwabara
patent: 6247161 (2001-06-01), Lambrecht et al.
patent: 6320201 (2001-11-01), Corbett et al.
patent: 6389582 (2002-05-01), Valainis et al.
patent: 6505326 (2003-01-01), Farral et al.
patent: 6532570 (2003-03-01), Mau
patent: 6591399 (2003-07-01), Wyrzykowska et al.
patent: 6634013 (2003-10-01), Shinzawa
patent: 6662345 (2003-12-01), Uchida et al.
patent: 6751781 (2004-06-01), Lin et al.
patent: 6769102 (2004-07-01), Frank et al.
patent: 6931369 (2005-08-01), Perry et al.
patent: 6993742 (2006-01-01), Fryer et al.
patent: 7025280 (2006-04-01), Kaushal et al.
patent: 7039888 (2006-05-01), Steinmann et al.
patent: 7096450 (2006-08-01), Gill et al.
patent: 7162402 (2007-01-01), Daems et al.
patent: 7171346 (2007-01-01), Recker et al.
patent: 7191112 (2007-03-01), Demler et al.
patent: 7191413 (2007-03-01), Chandra et al.
patent: 7194711 (2007-03-01), Chandra
patent: 7203920 (2007-04-01), Chandra
patent: 7263477 (2007-08-01), Chen et al.
patent: 2001/0032330 (2001-10-01), Kusunoki
patent: 2003/0226122 (2003-12-01), Hathaway et al.
patent: 2005/0044515 (2005-02-01), Acar et al.
patent: 2005/0138581 (2005-06-01), Usui
patent: 2005/0149886 (2005-07-01), Kaushal et al.
patent: 2005/0155004 (2005-07-01), Mitiko et al.
patent: 2005/0166166 (2005-07-01), Chandra et al.
patent: 2005/0210425 (2005-09-01), Keller et al.
patent: 2006/0031794 (2006-02-01), Li et al.
patent: 2007/0157137 (2007-07-01), Chandra
Wang, Ting-Yuan, et al., “Thermal-ADI-A Linear-Time Chip-Level Dynamic Thermal-Simulation Algorithm Based on Alternating-Direction-Implicit (ADI) Method”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 11, No. 4, dated Aug. 4, 2003, pp. 691-700.
Wang, Ting-Yuan, et al., “3D Thermal-ADI-An Efficient Chip-Level Transient Thermal Simulator”, ISPD'03, Apr. 6-9, 2003, Monterey, California, USA http://www.ece.wisc.edu/˜vlsi/research/ISPD2003—p005-wang.pdf, Copy consists of “8” unnumbered pages.
Wang, Ting-Yuan, et al., “3-D Thermal-ADI: A linear-Time Chip Level Transient Thermal Simulator”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 21, No. 12, dated Dec. 2002, pp. 1434-1445.
Wang, Ting-Yuan, et al., “Thermal-ADI: A Linear-Time Chip-Level Dynamic Thermal Simulation Algorithm Based on Alternating-Direction-Implicit (ADI) Method”, ISPD'01, Apr. 1-4, 2001, Sonoma, California, USA http://www.ece.wisc.edu/˜vlsi/research/ISPD2001—wang.pdf , Copy consists of “6” unnumbered pages.
International Search Report and Written Opinion for PCT/US2006/062184; copy consists of 11 unnumbered pages.
Szekely, V., et al, A thermal benchmark chip: design and applications:, Components, Packaging, and Manufacturing Technology, Part A, IEEE Transactions on vol. 21, Issue 3, Sep. 1998, pp. 399-405.
Hang, Li, et al., “Efficient thermal simulation for run-time temperature tracking and management”, Computer Design: VLSI in Computers and Processors, 2005, ICCD 2005, Proceedings 2005 IEEE International Conference on Oct. 2-5, 2005, pp. 130-133.
Lin, Sheng-Chih, “Cool Chips: Opportunities and Implications for Power and Thermal Management”, IEEE Transactions on Electron Devices, vol. 55, No. 1, Jan. 2008 pp. 245-255.
Chiang Jack
Gradient Design Automation Inc.
Tat Binh
LandOfFree
Method and apparatus for optimizing thermal management... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for optimizing thermal management..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for optimizing thermal management... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2811108