Electronic digital logic circuitry – Multifunctional or programmable – Sequential or with flip-flop
Reissue Patent
2008-01-22
2008-01-22
Chang, Daniel D. (Department: 2819)
Electronic digital logic circuitry
Multifunctional or programmable
Sequential or with flip-flop
C326S040000
Reissue Patent
active
RE040011
ABSTRACT:
A programmable input/output device for use with a programmable logic device (PLD) is presented comprising an input buffer, an output buffer and programmable elements. The programmable elements may be programmed to select a logic standard for the input/output device to operate at. For instance, a given set of Select Bits applied to the programmable elements may select TTL logic, in which case the input and output buffers would operate according to the voltage levels appropriate for TTL logic (e.g., 0.4 volts to 2.4 volts). For a different set of Select Bits, the GTL logic standard would be applied (e.g., 0.8 volts to 1.2 volts). The invention enables a single PLD to be used in conjunction with various types of external circuitry.
REFERENCES:
patent: 4032800 (1977-06-01), Dröscher et al.
patent: 4472647 (1984-09-01), Allgood et al.
patent: 4527079 (1985-07-01), Thompson
patent: 4609986 (1986-09-01), Hartmann et al.
patent: 4617479 (1986-10-01), Hartmann et al.
patent: 4625129 (1986-11-01), Ueno
patent: 4677318 (1987-06-01), Veenstra
patent: 4713792 (1987-12-01), Hartmann et al.
patent: 4774421 (1988-09-01), Hartmann et al.
patent: 4783607 (1988-11-01), Hsieh
patent: 4791312 (1988-12-01), Weick
patent: 4797583 (1989-01-01), Ueno et al.
patent: 4820937 (1989-04-01), Hsieh
patent: 4871930 (1989-10-01), Wong et al.
patent: 4879481 (1989-11-01), Pathak et al.
patent: 4899067 (1990-02-01), So et al.
patent: 4912342 (1990-03-01), Wong et al.
patent: 4933575 (1990-06-01), Aso
patent: 4970410 (1990-11-01), Matsushita et al.
patent: 4972470 (1990-11-01), Farago
patent: 4975602 (1990-12-01), Nhu
patent: 4987319 (1991-01-01), Kawana
patent: 4987578 (1991-01-01), Akins et al.
patent: 4994691 (1991-02-01), Naghshineh
patent: 4999529 (1991-03-01), Morgan, Jr. et al.
patent: 5003200 (1991-03-01), Sakamoto
patent: 5023488 (1991-06-01), Gunning
patent: 5028821 (1991-07-01), Kaplinsky
patent: 5034634 (1991-07-01), Yamamoto
patent: 5101122 (1992-03-01), Shinonara
patent: 5121006 (1992-06-01), Pedersen
patent: 5121359 (1992-06-01), Steele
patent: 5132573 (1992-07-01), Tsuru et al.
patent: 5151619 (1992-09-01), Austin et al.
patent: 5220214 (1993-06-01), Pedersen
patent: 5235219 (1993-08-01), Cooperman et al.
patent: 5243623 (1993-09-01), Murdock
patent: RE34444 (1993-11-01), Kaplinsky
patent: 5260610 (1993-11-01), Pedersen et al.
patent: 5260611 (1993-11-01), Cliff et al.
patent: 5282271 (1994-01-01), Hsieh et al.
patent: 5300835 (1994-04-01), Assar et al.
patent: 5311080 (1994-05-01), Britton et al.
patent: 5317210 (1994-05-01), Patel
patent: 5331220 (1994-07-01), Pierce et al.
patent: 5332935 (1994-07-01), Shyu
patent: 5350954 (1994-09-01), Patel
patent: RE34808 (1994-12-01), Hsieh
patent: 5371422 (1994-12-01), Patel et al.
patent: 5374858 (1994-12-01), Elmer
patent: 5412599 (1995-05-01), Daniele et al.
patent: 5426744 (1995-06-01), Sawase et al.
patent: 5428305 (1995-06-01), Wong et al.
patent: 5428800 (1995-06-01), Hsieh et al.
patent: 5483178 (1996-01-01), Costello et al.
patent: 5534794 (1996-07-01), Moreland
patent: 5534798 (1996-07-01), Phillips et al.
patent: 5581199 (1996-12-01), Pierce et al.
patent: 5589783 (1996-12-01), McClure
patent: 5590305 (1996-12-01), Terrill et al.
patent: 5600267 (1997-02-01), Wong et al.
patent: 5612637 (1997-03-01), Shay et al.
patent: 5732407 (1998-03-01), Mason et al.
patent: 0 358 501 (1989-09-01), None
patent: 0 426 283 (1991-05-01), None
patent: 0 544 461 (1993-06-01), None
patent: 0 608 515 (1994-08-01), None
patent: 0 616 431 (1994-09-01), None
patent: 01-274512 (1989-11-01), None
patent: 02-013124 (1990-01-01), None
patent: 02-161820 (1990-06-01), None
patent: 04-223617 (1992-08-01), None
B.A. Chappell, et al., “Fast CMOS ECL Receivers with 100mV Worst-Case Sensitivity”IEEE Journal of Solid-State Circuits, vol. 23, No. 1, Feb. 1988, pp. 59-66.
F. Claude, “Cross-boundry PLDs”, Semiconductor Currents, Jun. 1991, pp. 9-10.
Carlo Guardiani, et al., “Applying a submicron mismatch model to practical IC design”IEEE 1994 Custom Integrated Circuits Conference, 1994, pp. 297-300.
Bill Gunning, et al., “A CMOS Low-Voltage-Swing Transmission-Line Transceiver”IEEE International Solid-State Circuits Conference, 1992, pp. 58-59.
Andrew Haines, “Field-programmable gate array with non-volatile configuration”,Microprocessors and Microsystems, vol. 13, No. 5, Jun. 1989, pp. 305-312.
H.I. Hanafi, et al., “Design and Characterization of CMOS Off-Chip Driver/Receiver with Reduced Power-Supply Disturbance”,IEEE Journal of Solid-State Circuits, vol. 27, No. 5, May 1992, pp. 783-785.
“IEEE 1194.1 BTL-Enabling Technology for High Speed Bus Applications”, Jun. 1992, pp. 1-5.
K. Knack, “Debunking High-Speed PCB Design Myths”,ASIC & EDA, Jul. 1993, pp. 12-26.
M.J.M. Pelgrom, et al., “A 3/5 V Compatible I/O Buffer”,IEEE Journal of Solid-State Circuits, vol. 30, No. 7, Jul. 1995, pp. 823-825.
M.J.M. Pelgrom, et al., “Matching Properties of MOS Transistor”,IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1433-1440.
B. Prince, et al., “ICS going on a 3-V diet”,IEEE Spectrum, May 1992, pp. 23-25.
R. Senthinathan, “Application Specific CMOs Output Driver Circuit Design Techniques to Reduce Simultaneous Switching Noise”,IEEE Journal of Solid-State Circuits Conference, vol. 28, No. 12, Dec. 1993, pp. 1383-1388.
R. Senthinathan, Simultaneious Switching Ground Noise Calculation for Packaged CMOs Devices,IEEE Journal of Solid-State Circuits Conference, vol. 26, No. 11, Nov. 1991, pp. 1724-1728.
M. Ueda, “A 3.3V ASIC for Mixed Voltage Applications with Shut Down Mode”,IEEE Custom Integrated Circuits Conference, 1993, pp. 25.5.1-25.5.4.
S. H. Voldman, “ESD Protections in a Mixed Voltage Interface and Multi-Rail Disconnected Power Grid Environment in 0.50 and 0.25 Channel Length CMOS Technologies”,EOS/ESD Symposium, pp. 3.4.1-3.4.10, 1994.
T.T. Vu., “A Gallium Arsenide SDFL Gate Array with On-chip RAM”,IEEE Journal of Solid-State Circuits, vol. SC-19, No. 1, Feb. 1984, pp. 10-22.
J. Williams, “Mixing 3-V and 5-V Ics”,IEEE Spectrum, Mar. 1993, pp. 40-42.
A. L. Roberts, “Session XIX: High Density SRAMs”,IEEE international Solid-State Circuits Conference, Feb. 1987, pp. 252-254.
R. C. Minnick, “A Survey of Microcellular Research,” Journal of the Association for Computing Machinery, vol. 14, No. 2, pp. 203-241, Apr. 1967.
S. E. Wahlstrom, “Programmable Logic Arrays—Cheaper by the Millions,” Electronics, Dec. 11, 1967, pp. 90-95.
Recent Developments in Switching Theory, A. Mukhopadhyay, ed., Academic Press, New York, 1971, Chapters VI and IX, pp. 229-254 and 369-422.
Balicki Janusz
Costello John
Li Ying Xuan
Tran Nghia
Altera Corporation
Chang Daniel D.
Jackson Robert R.
La Chia-Hao
Ropes & Gray LLP
LandOfFree
System for coupling programmable logic device to external... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System for coupling programmable logic device to external..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for coupling programmable logic device to external... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2799531