Semiconductor device manufacturing: process – Chemical etching – Vapor phase etching
Reexamination Certificate
2008-07-29
2008-07-29
Chambliss, Alonzo (Department: 2892)
Semiconductor device manufacturing: process
Chemical etching
Vapor phase etching
C438S712000
Reexamination Certificate
active
07405159
ABSTRACT:
A semiconductor device is disclosed, which comprises a semiconductor element in which a laminated film composed of a plurality of layers including an insulating film is formed on a surface of a semiconductor substrate, and a portion of the laminated film is removed from the surface of the semiconductor substrate so that the semiconductor substrate is exposed at the portion, a mounting substrate on which the semiconductor element is mounted, and a resin layer which seals at least a surface side of the semiconductor element with resin.
REFERENCES:
patent: 5527741 (1996-06-01), Cole et al.
patent: 5633785 (1997-05-01), Parker et al.
patent: 6203926 (2001-03-01), Ahmad et al.
patent: 6239482 (2001-05-01), Fillion et al.
patent: 6389689 (2002-05-01), Heo
patent: 6423622 (2002-07-01), Chen et al.
patent: 6515324 (2003-02-01), Shibuya et al.
patent: 6650010 (2003-11-01), Davis et al.
patent: 6717240 (2004-04-01), Higashi
patent: 6734090 (2004-05-01), Agarwala et al.
patent: 6998704 (2006-02-01), Yamazaki et al.
patent: 7064412 (2006-06-01), Geissinger et al.
patent: 7202563 (2007-04-01), Imoto et al.
patent: 7-135203 (1995-05-01), None
patent: 11-251493 (1999-09-01), None
patent: 2000-232100 (2000-08-01), None
patent: 2000-243729 (2000-09-01), None
patent: 2001-284497 (2001-10-01), None
patent: 2002-217198 (2002-08-01), None
patent: 2003-197564 (2003-07-01), None
patent: 2004-119985 (2004-04-01), None
patent: 2004-172169 (2004-06-01), None
Notification of Reasons for Rejection dated Sep. 19, 2006 in Japanese Patent Application No. 2005-086815.
Final Notice of Rejection mailed Jun. 5, 2007, for co-pending Japanese App. No. 2005-086815 and English translation thereof.
Hosokawa Ryuji
Imori Yoshihisa
Imoto Takashi
Kiritani Mika
Kurosawa Tetsuya
Chambliss Alonzo
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Kabushiki Kaisha Toshiba
LandOfFree
Method of fabricating a semiconductor device package having... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating a semiconductor device package having..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a semiconductor device package having... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2799344