Programmable logic device including programmable interface...

Details Programmable logic device including programmable interface... Programmable logic device including programmable interface...

2008-07-29

2008-07-29

Auve, Glenn A (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S107000

Reexamination Certificate

active

07406557

ABSTRACT:
A programmable logic device (PLD) includes a central processing unit (CPU) and a programmable interface coupled to the CPU, wherein the programmable interface includes a core designated by a user. The programmable interface core allows devices, both on and off-chip, to communicate with the CPU. In one embodiment, the programmable interface core includes a crosspoint switch for coupling a plurality of devices and the CPU. Re-programmability of the PLD provides significant flexibility in providing features that can be parameterized based on the user's needs and/or associated design. Specifically, these parameterized features can be implemented in programmable resources on the PLD, thereby allowing these features to be modified at any time. Moreover, only those resources actually needed for the programmable interface core need be implemented, thereby allowing the user to optimize use of the remainder of the PLD. Finally, the functions of the processor local bus can be efficiently limited, thereby allowing the PLD to approach the performance level of an ASIC.

REFERENCES:
patent: 4758985 (1988-07-01), Carter
patent: 4855669 (1989-08-01), Mahoney
patent: 5072418 (1991-12-01), Boutaud et al.
patent: 5109503 (1992-04-01), Cruickshank et al.
patent: 5111423 (1992-05-01), Kopec et al.
patent: 5142625 (1992-08-01), Nakai
patent: RE34363 (1993-08-01), Freeman
patent: 5274570 (1993-12-01), Izumi et al.
patent: 5311114 (1994-05-01), Sambamurthy et al.
patent: 5339262 (1994-08-01), Rostoker et al.
patent: 5347181 (1994-09-01), Ashby et al.
patent: 5361373 (1994-11-01), Gilson
patent: 5457410 (1995-10-01), Ting
patent: 5473267 (1995-12-01), Stansfield
patent: 5500943 (1996-03-01), Ho et al.
patent: 5504738 (1996-04-01), Sambamurthy et al.
patent: 5537601 (1996-07-01), Kimura et al.
patent: 5543640 (1996-08-01), Sutherland et al.
patent: 5550782 (1996-08-01), Cliff et al.
patent: 5552722 (1996-09-01), Kean
patent: 5572717 (1996-11-01), Pedersen
patent: 5574930 (1996-11-01), Halverson, Jr. et al.
patent: 5574942 (1996-11-01), Colwell et al.
patent: 5581745 (1996-12-01), Muraoka et al.
patent: 5600845 (1997-02-01), Gilson
patent: 5652904 (1997-07-01), Trimberger
patent: 5671355 (1997-09-01), Collins
patent: 5705938 (1998-01-01), Kean
patent: 5732250 (1998-03-01), Bates et al.
patent: 5737631 (1998-04-01), Trimberger
patent: 5740404 (1998-04-01), Baji
patent: 5742179 (1998-04-01), Sasaki
patent: 5742180 (1998-04-01), DeHon et al.
patent: 5748979 (1998-05-01), Trimberger
patent: 5752035 (1998-05-01), Trimberger
patent: 5760607 (1998-06-01), Leeds et al.
patent: 5809517 (1998-09-01), Shimura
patent: 5835405 (1998-11-01), Tsui et al.
patent: 5874834 (1999-02-01), New
patent: 5889788 (1999-03-01), Pressly et al.
patent: 5892961 (1999-04-01), Trimberger
patent: 5914902 (1999-06-01), Lawrence et al.
patent: 5933023 (1999-08-01), Young
patent: 5970254 (1999-10-01), Cooke et al.
patent: 6011407 (2000-01-01), New
patent: 6020755 (2000-02-01), Andrews et al.
patent: 6026481 (2000-02-01), New et al.
patent: 6034542 (2000-03-01), Ridgeway
patent: 6060903 (2000-05-01), Rangasayee et al.
patent: 6096091 (2000-08-01), Hartmann
patent: 6147890 (2000-11-01), Kawana et al.
patent: 6154051 (2000-11-01), Nguyen et al.
patent: 6163166 (2000-12-01), Bielby et al.
patent: 6172990 (2001-01-01), Deb et al.
patent: 6178541 (2001-01-01), Joly et al.
patent: 6181163 (2001-01-01), Agrawal et al.
patent: 6211697 (2001-04-01), Lien et al.
patent: 6242945 (2001-06-01), New
patent: 6272451 (2001-08-01), Mason et al.
patent: 6279045 (2001-08-01), Muthujumaraswathy et al.
patent: 6282627 (2001-08-01), Wong et al.
patent: 6301696 (2001-10-01), Lien et al.
patent: 6343207 (2002-01-01), Hessel et al.
patent: 6353331 (2002-03-01), Shimanek
patent: 6356987 (2002-03-01), Aulas
patent: 6389558 (2002-05-01), Herrmann et al.
patent: 6434735 (2002-08-01), Watkins
patent: 6460172 (2002-10-01), Farre et al.
patent: 6467009 (2002-10-01), Winegarden et al.
patent: 6483342 (2002-11-01), Britton et al.
patent: 6507942 (2003-01-01), Calderone et al.
patent: 6510548 (2003-01-01), Squires
patent: 6518787 (2003-02-01), Allegrucci et al.
patent: 6519753 (2003-02-01), Ang
patent: 6522167 (2003-02-01), Ansari et al.
patent: 6532572 (2003-03-01), Tetelbaum
patent: 6539508 (2003-03-01), Patrie et al.
patent: 6541991 (2003-04-01), Hornchek et al.
patent: 6587995 (2003-07-01), Duboc et al.
patent: 6588006 (2003-07-01), Watkins
patent: 6601227 (2003-07-01), Trimberger
patent: 6604228 (2003-08-01), Patel et al.
patent: 6611951 (2003-08-01), Tetelbaum et al.
patent: 6662285 (2003-12-01), Douglass et al.
patent: 6675272 (2004-01-01), Ware et al.
patent: 6686769 (2004-02-01), Nguyen et al.
patent: 6693456 (2004-02-01), Wong
patent: 6704816 (2004-03-01), Burke
patent: 6772230 (2004-08-01), Chen et al.
patent: 6781407 (2004-08-01), Schultz
patent: 6798239 (2004-09-01), Douglass et al.
patent: 6886092 (2005-04-01), Douglass et al.
patent: 7076595 (2006-07-01), Dao et al.
patent: 7266632 (2007-09-01), Dao et al.
patent: 2001/0049813 (2001-12-01), Chan et al.
patent: 2002/0008540 (2002-01-01), Britton et al.
patent: 2002/0020905 (2002-02-01), McCormack et al.
patent: 2002/0177990 (2002-11-01), Sample
patent: 0315275 (1989-10-01), None
patent: 0 905 906 (1999-03-01), None
patent: 1 235 351 (2002-08-01), None
patent: WO 93 25968 (1993-12-01), None
U.S. Appl. No. 09/858,732, filed May 15, 2001, Schultz.
Sayfe Kiaei et al.; “VLSI Design of Dynamically Reconfigurable Array Processor-Drap,” IEEE; Feb. 1989; V3.6, IEEE; 3 Park Avenue, 17th Floor, New York, NY 10016-5997; pp. 2484-2488.
Vason P. Srini; “Field Programmable Gate Array (FPGA) Implementation of Digital Systems: An Alternative to Asic”; IEEE; May 1991; IEEE; 3 Park Avenue, 17th Floor, New York, NY 10016-5997; pp. 309-314.
G. Maki et al.; “A Reconfigurable Data Path Processor”; IEEE; Aug. 1991; IEEE; 3 Park Avenue, 17th Floor, New York, NY 10016-5997; pp. 18-4.1 to 18-4.4.
Jacob Davidson; “FPGA Implementation of Reconfigurable Microprocessor”; IEEE; Mar. 1993; IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997; pp. 3.2.1-3.2.4.
Christian Iseli et al.; “Beyond Superscaler Using FPGA's”; IEEE; Apr. 1993; 3 Park Avenue, 17th Floor, New York, NY 10016-5997; pp. 486-490.
P.C. French et al.;“A Self-Reconfiguring Processor”; IEEE; Jul. 1993; 3 Park Avenue, 17th Floor, New York, NY 10016-5997; pp. 50-59.
Christian Iseli et al., “Spyder; A Reconfigurable VLIW Processor Using FPGA's”; IEEE; Jul. 1993; 3 Park Avenue, 17th Floor, New York, NY 10016-5997; pp. 17-24.
Michael J. Wirthlin et al.; “The Nano Processor: A Low Resource Reconfigurable Processor”; IEEE; Feb. 1994; 3 Park Avenue, 17th Floor, New York, NY 10016-5997; pp. 23-30.
William S. Carter, “The Future of Programmable Logic and Its Impact on Digital System Design”; Apr. 1994; IEEE; 3 Park Avenue, 17th Floor, New York, NY 10016-5997; pp. 10-16.
Andre′ DeHon; “DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century”; IEEE; Feb. 1994; IEEE; 3 Park Avenue, 17th Floor, New York, NY 10016-5997; pp. 31-39.
Osama T. Albahama; “Area & Time Limitations of FPGA-Based Virtual Hardware”; IEEE; Apr. 1994; 3 Park Avenue, 17th Floor, New York, NY 10016-5997; pp. 184-189.
Xilinx, Inc.; “The Programmable Logic Data Book”; 1994; Revised 1995; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124.
International Business Machines; “Processor Local Bus”; Architecture Specifications; 32-Bit Implementation; Apr. 2000; First Edition; V2.9; IBM Corporation, Department H83A, P.O. Box 12195, Research Triangle Park, NC 27709; pp. 1-76.
Xilinx, Inc.; Virtex II Platform FPGA Handbook, Dec. 6, 2000, v1.1; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 33-75.
Xilinx, Inc.; “The Programmable Logic Data Book”; Copyright 2000, Chapter 3; available from Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124; pp. 3-1 to 3-117.
C

Affiliated with

Also associated with

Rating

Programmable logic device including programmable interface... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Programmable logic device including programmable interface..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Programmable logic device including programmable interface... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2793349