Systems and methods for reduced complexity LDPC decoding

Details Systems and methods for reduced complexity LDPC decoding Systems and methods for reduced complexity LDPC decoding

2011-03-01

2011-03-01

Rizk, Sam (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Error/fault detection technique

Reexamination Certificate

active

07900126

ABSTRACT:
Systems and methods for generating check node updates in the decoding of low-density parity-check (LDPC) codes use new approximations in order to reduce the complexity of implementing a LDPC decoder, while maintaining accuracy. The new approximations approximate the standard float-point sum-product algorithm (SPA), and can reduce the approximation error of min-sum algorithm (MSA) and have almost the same performance under 5 bits fix-point realization as the float-point sum-product algorithm (SPA).

REFERENCES:
patent: 7519895 (2009-04-01), Kyung et al.
patent: 2006/0236195 (2006-10-01), Novichkov et al.
patent: 2007/0094568 (2007-04-01), Choi et al.
patent: 1698272 (2005-11-01), None
patent: 1798281 (2006-07-01), None
Papharalabos et al. Modified sum-product algorithms for decoding low-density parity-check codes. Apr. 3, 2006. Institution of engineering and Technology 2007. pp. 294-300.
Masera et al. Finite precision implementation of LDPC decoders. May 4, 2005. IEE proceedings online No. 20050205. pp. 1098-1102.

Affiliated with

Also associated with

Rating

Systems and methods for reduced complexity LDPC decoding does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for reduced complexity LDPC decoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for reduced complexity LDPC decoding will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2782418