Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus interface architecture
Reexamination Certificate
2008-04-01
2008-04-01
Ray, Gopal C. (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus interface architecture
C365S052000, C711S100000, C711S105000, C714S005110
Reexamination Certificate
active
07353316
ABSTRACT:
A plurality of memory modules used in a computer system each include a memory hub that is connected to a plurality of memory devices. The memory modules are connected to each other in series so that signals are coupled between the memory modules and the memory hub controller through any intervening memory modules. The signals are coupled to and from the memory modules through high-speed bit-lanes. In the a bit-lane connected to any of the memory hubs is inoperative, the memory hub re-routes signals that would be coupled through the inoperative bit-lane to an adjacent bit lane. When the signal reaches a memory hub in which the bit-lane is no longer inoperative, the memory hub routes the signal back to the original bit lane. In this manner, multiple bit-lane failures can be accommodated using a signal extra bit-lane.
REFERENCES:
patent: 4943952 (1990-07-01), Terayama
patent: 5276834 (1994-01-01), Mauritz et al.
patent: 5530814 (1996-06-01), Wong et al.
patent: 5629900 (1997-05-01), Hirose et al.
patent: 6069831 (2000-05-01), Jang et al.
patent: 6314500 (2001-11-01), Rose
patent: 7069394 (2006-06-01), Arimilli et al.
patent: 7088134 (2006-08-01), Agrawal et al.
patent: 7127629 (2006-10-01), Vogt
patent: 7194581 (2007-03-01), Vogt
patent: 7200787 (2007-04-01), Vogt et al.
patent: 7212423 (2007-05-01), Vogt
patent: 7219294 (2007-05-01), Vogt
patent: 7245663 (2007-07-01), Van Der Schaar et al.
patent: 2004/0111575 (2004-06-01), Arimilli et al.
patent: 2004/0246767 (2004-12-01), Vogt
patent: 2004/0246785 (2004-12-01), Vogt
patent: 2004/0250181 (2004-12-01), Vogt et al.
patent: 2005/0108458 (2005-05-01), Vogt
patent: 2005/0108611 (2005-05-01), Vogt
patent: 2005/0268061 (2005-12-01), Vogt
patent: 2005/0276150 (2005-12-01), Vogt
patent: 2006/0004953 (2006-01-01), Vogt
patent: 2006/0004968 (2006-01-01), Vogt
patent: 2006/0212775 (2006-09-01), Cypher
patent: 2007/0124548 (2007-05-01), Vogt
patent: 2007/0156993 (2007-07-01), Alexander et al.
Dorsey & Whitney LLP
Micro)n Technology, Inc.
Ray Gopal C.
LandOfFree
System and method for re-routing signals between memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with System and method for re-routing signals between memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for re-routing signals between memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2781574