DSP interrupt control for handling multiple interrupts

Details DSP interrupt control for handling multiple interrupts DSP interrupt control for handling multiple interrupts

1998-04-17

2000-12-19

Etienne, Ario

Electrical computers and digital data processing systems: input/

Interrupt processing

710 48, 710263, 710269, G06F 1324

Patent

active

061638293

ABSTRACT:
A multi-processor system is provided having a processor array configured of a plurality of CPUs (20) that are disposed on a global bus (14). A VEM interface (18) is provided for interfacing between the global bus (14) and a system bus (12). Interrupts that are generated on the system bus (12) are mapped to the CPUs (20) through an interrupt controller (82). The interrupt controller (82) is operable to receive multiple interrupts and store these interrupts and their associated interrupt vectors. After storage, a gating register associated with each CPU (20) is examined to determine which interrupts are serviced by a particular CPU (20). If an interrupt is received that is to be serviced by one or more of the CPUs (20), then an external interrupt is generated for that CPU (20). Once the external interrupt is generated, the CPU will then examine a flag register associated therewith, which flag bits are set only if the interrupt controller (82) has determined that the CPU (20) is to receive the interrupt in accordance with the contents of the gating registers. The CPU (20) will then service the particular interrupts directed thereto by accessing the stored interrupt vectors. Once all CPUs (20) that are to service an interrupt have retrieved the interrupt vector, an acknowledgment signal is sent back to the system bus (12).

REFERENCES:
patent: 3665404 (1972-05-01), Werner
patent: 4868738 (1989-09-01), Kish et al.
patent: 5083261 (1992-01-01), Wilkie
patent: 5446910 (1995-08-01), Kennedy et al.
patent: 5475858 (1995-12-01), Gupta et al.
patent: 5511200 (1996-04-01), Jayakumar
patent: 5584004 (1996-12-01), Aimoto et al.
patent: 5659759 (1997-08-01), Yamada
patent: 5721855 (1998-02-01), Hinton et al.
patent: 5867687 (1999-02-01), Simpson
patent: 5887138 (1999-03-01), Hagersten et al.
patent: 5897664 (1999-04-01), Nesheim et al.
patent: 5911149 (1999-06-01), Luan et al.
patent: 5968150 (1999-10-01), Kametani
patent: 5987581 (1999-11-01), Nale

Affiliated with

Also associated with

Rating

DSP interrupt control for handling multiple interrupts does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with DSP interrupt control for handling multiple interrupts, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and DSP interrupt control for handling multiple interrupts will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-278000