Device and method for controlling an execution of a DMA task

Details Device and method for controlling an execution of a DMA task Device and method for controlling an execution of a DMA task

2011-08-16

2011-08-16

Baderman, Scott T (Department: 2114)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

C714S005110, C714S042000, C714S047300

Reexamination Certificate

active

08001430

ABSTRACT:
A method for controlling an execution of a first DMA task, the method includes comprises monitoring an execution of the first DMA task, the method characterized by including defining a first DMA task execution interval and a first DMA task execution sub-interval; and performing a first possible timing violation responsive operation if the first DMA task was not completed during the first DMA task execution sub-interval. A device having a first DMA task controlling capabilities, the device includes a memory unit; characterized by including a DMA controller that is adapted to monitor an execution of the first DMA task that involves an access to the memory unit, and to perform a first possible timing violation responsive operation if the first DMA task was not completed during a first DMA task execution sub-interval.

REFERENCES:
patent: 4502117 (1985-02-01), Kihara
patent: 4556952 (1985-12-01), Brewer et al.
patent: 4637015 (1987-01-01), Bobey et al.
patent: 4837677 (1989-06-01), Burrus, Jr. et al.
patent: 5450551 (1995-09-01), Amini et al.
patent: 5506969 (1996-04-01), Wall et al.
patent: 5603050 (1997-02-01), Wolford et al.
patent: 5692216 (1997-11-01), Wolford et al.
patent: 5838993 (1998-11-01), Wolford et al.
patent: 5864712 (1999-01-01), Carmichael et al.
patent: 5884095 (1999-03-01), Wolford et al.
patent: 6041060 (2000-03-01), Leichty et al.
patent: 6122679 (2000-09-01), Wunderlich
patent: 6298396 (2001-10-01), Loyer et al.
patent: 6449664 (2002-09-01), Honary et al.
patent: 6542940 (2003-04-01), Morrison et al.
patent: 6728795 (2004-04-01), Farazmandnia et al.
patent: 6738881 (2004-05-01), Olivier et al.
patent: 7620057 (2009-11-01), Aloni et al.
patent: 2002/0026544 (2002-02-01), Miura
patent: 2002/0133661 (2002-09-01), Suzuki et al.
patent: 2003/0088718 (2003-05-01), Higuchi
patent: 2003/0149808 (2003-08-01), Burton et al.
patent: 2004/0021658 (2004-02-01), Cheng
patent: 2004/0037156 (2004-02-01), Yoneda et al.
patent: 2004/0073721 (2004-04-01), Goff et al.
patent: 2004/0123013 (2004-06-01), Clayton et al.
patent: 2005/0149646 (2005-07-01), Kadatch et al.
patent: 2005/0193256 (2005-09-01), Moyer
patent: 2010/0064069 (2010-03-01), Shasha
patent: 0716378 (1996-06-01), None
patent: 1503292 (2005-02-01), None
patent: 02048757 (1990-02-01), None
patent: 04324755 (1992-11-01), None
patent: 06187284 (1994-07-01), None
patent: 07168741 (1995-07-01), None
patent: 08249267 (1996-09-01), None
patent: 2005085079 (2003-12-01), None
patent: 2004013395 (2004-01-01), None
patent: 2004252533 (2004-09-01), None
patent: 2005158035 (2006-06-01), None
patent: 2004086240 (2004-10-01), None
patent: 2005013084 (2005-02-01), None
patent: 2007003885 (2007-01-01), None
patent: 2007003984 (2007-01-01), None
patent: 2007003987 (2007-01-01), None
Haifeng et al: “Optimal Partitioning for Quantized EDF Scheduling”; IEEE Real-Time Systems Symposium Dec. 2002.
Rajkumar et al: “On Countering the effects of cycle-stealing in a hard real-time environment”; Proceedings of the Real Time Symposiums, Dec. 1987.
Haifeng et al; “Optimal Partitioning for Quantized EDF Scheduling”; IEEE Real-Time Systems Symposium, Dec. 2002.
Rajkumar et al; “On Countering the Effects of Cycle-Stealing in a Hard Real-Time Environment”; Proceedings of the Real Time Symposiums, Dec. 1987.
Non-Final Office Action mailed Aug. 3, 2010 for U.S. Appl. No. 11/994,273, 21 pages.

Affiliated with

Also associated with

Rating

Device and method for controlling an execution of a DMA task does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Device and method for controlling an execution of a DMA task, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Device and method for controlling an execution of a DMA task will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2771127