Static information storage and retrieval – Floating gate – Particular biasing
Patent
1996-12-09
1998-09-01
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular biasing
36518519, 36518528, 36518529, G11C 1604, G11C 1606
Patent
active
058019898
ABSTRACT:
A nonvolatile semiconductor memory device optimizes the time required for erasing or programming a cell by determining an optimal initial programming voltage. The initial programming voltage is relatively low and is fixed in the device during a test mode operation. During a normal erasing or programming operation, a programming signal having the initial programming voltage level is applied to the cell. The programmed state of the cell is then checked. If the cell did not program successfully, the voltage of the programming signal is increased and another programming cycle is executed. The programming cycle is repeated until the cell is programmed properly or a maximum number of programming cycles is reached. To determine the optimal initial programming voltage, an automatic programming operation is performed using a relatively low voltage programming signal. If the time required to complete the programming operation exceeds a target programming time, the voltage of the programming signal is repetitively increased, and the programming operation is repeated until the time required for the programming operation is less than the target time. The optimal initial voltage level of the programming signal is then fixed in the memory device by selectively cutting fuses in a trimming address register in a programming circuit which also includes a loop counter for counting the number of programming cycles during a programming operation and a programming signal generator that varies the voltage of the programming signal responsive to a control signal from the loop counter.
REFERENCES:
patent: 5440505 (1995-08-01), Fazio
patent: 5511021 (1996-04-01), Bergemont
patent: 5615147 (1997-03-01), Chang
Kim Jin-Ki
Lee Sung-Soo
Mai Son
Nelms David C.
Samsung Electronics Co,. Ltd.
LandOfFree
Method and apparatus for optimizing erase and program times for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method and apparatus for optimizing erase and program times for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for optimizing erase and program times for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-277007