Circuit for and method of accessing instruction data written...

Details Circuit for and method of accessing instruction data written... Circuit for and method of accessing instruction data written...

2008-07-15

2008-07-15

Bonzo, Bryce P (Department: 2113)

Error detection/correction and fault detection/recovery

Data processing system error or fault handling

Reliability and availability

Reexamination Certificate

active

07401258

ABSTRACT:
According to one embodiment of the invention, a method of accessing instruction data from a memory comprises steps of specifying a predetermined address of a memory for storing instruction data; writing instruction data to the predetermined address in the memory; reading the instruction data from the predetermined address after the step of writing instruction data; and determining whether the instruction data is valid. According to another embodiment of the invention, a method describes a method of accessing instruction data from a memory by way of first and second data buses. According to a further embodiment, instruction data read back from the memory is multiplexed to a memory controller. A circuit for accessing instruction data written to a memory is also described.

REFERENCES:
patent: 5230073 (1993-07-01), Gausmann et al.
patent: 2001/0009022 (2001-07-01), Feierbach
patent: 2004/0257874 (2004-12-01), Tanaka et al.
patent: 2005/0193358 (2005-09-01), Blodget et al.
patent: 2005/0286506 (2005-12-01), LaBerge
patent: 2007/0109858 (2007-05-01), Conley et al.
U.S. Appl. No. 10/319,051, filed Dec. 13, 2002, Curd et al.
U.S. Appl. No. 10/912,844, filed Aug. 6, 2004, Ansari et al., entitled “Coprocessor Interface Controller”, Xilinx, Inc. 2100 Logic Drive, San Jose, California.
U.S. Appl. No. 10/912,897, filed Aug. 6, 2004, Ansari et al., entitled “Decoder Interface”, Xilinx, Inc. 2100 Logic Drive, San Jose, California.
U.S. Appl. No. 10/913,991, filed Aug. 6, 2004, Purcell et al., entitled “Processor-Controller Interface for Non-Lock-Step Operation”, Xilinx, Inc. 2100 Logic Drive, San Jose, California.
U.S. Appl. No. 10/913,282, filed Aug. 6, 2004, Ansari et al., entitled “Access to a Bank of Registers of a Device Control Register Interface Using a Single Address”, Xilinx, Inc. 2100 Logic Drive, San Jose, California.
U.S. Appl. No. 10/912,865, filed Aug. 6, 2004, Purcell et al., entitled “Tracking an Instruction Through a Processor Pipline”, Xilinx, Inc. 2100 Logic Drive, San Jose, California.
U.S. Appl. No. 10/913,231, filed Aug. 6, 2004, Ansari et al., entitled “Method and System for Handling an Instruction Not Supported in a Coprocessor Formed Using Configurable Logic”, Xilinx, Inc. 2100 Logic Drive, San Jose, California.

Affiliated with

Also associated with

Rating

Circuit for and method of accessing instruction data written... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for and method of accessing instruction data written..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for and method of accessing instruction data written... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2759302