Semiconductor memory device and control method thereof

Details Semiconductor memory device and control method thereof Semiconductor memory device and control method thereof

2011-08-09

2011-08-09

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Read/write circuit

Bad bit

C365S226000, C365S227000

Reexamination Certificate

active

07995407

ABSTRACT:
A semiconductor memory device comprising a regular cell array that includes a regular memory cell to which one of a first power supply voltage and a second power supply voltage is supplied and to which a third power supply voltage is supplied, a redundant cell array that includes a redundant memory cell to which one of the first power supply voltage and the second power supply voltage is supplied and to which the third power supply voltage is supplied, and a power supply control circuit that controls supply of the first power supply voltage and the second power supply voltage to the regular cell array and the redundant cell array, wherein a difference between the second power supply voltage and the third power supply voltage is smaller than a difference between the first power supply voltage and the third power supply voltage.

REFERENCES:
patent: 6333877 (2001-12-01), Nagaoka et al.
patent: 2007/0002662 (2007-01-01), Yamagami et al.
patent: 2001-195893 (2001-07-01), None

Affiliated with

Also associated with

Rating

Semiconductor memory device and control method thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device and control method thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device and control method thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2756527