Static information storage and retrieval – Read/write circuit – Noise suppression
Reexamination Certificate
2011-03-15
2011-03-15
Ho, Hoai V (Department: 2827)
Static information storage and retrieval
Read/write circuit
Noise suppression
C365S194000, C365S076000, C365S154000, C365S063000
Reexamination Certificate
active
07907461
ABSTRACT:
A method of preventing an unintentional state change in a data storage node of a latch is disclosed. The method comprises receiving a reference input signal; generating a delayed input signal based upon the reference clock signal; maintaining a state of a first data storage node of a plurality of data storage nodes by latching data at the first node using the reference input signal; and maintaining a state of a second data storage node of the plurality of data storage nodes by latching data at the second data storage node using the delayed input signal. A circuit for preventing an unintentional state change in a data storage node of a latch is also disclosed.
REFERENCES:
patent: 6326809 (2001-12-01), Gambles et al.
patent: 6525586 (2003-02-01), Ahmed et al.
patent: 2008/0239843 (2008-10-01), Fujiwara
Naseer and Draper, “The DF-dice storage element for immunity to soft errors” 2005 48th IEEE International Midwest Symposium on Circuits and Systems (IEEE Cat. No. 05CH37691), 2005, vol. 1, p. 303-6 vol. 1, 13 refs, pp. 2 vol. (Ixxxiv+1935), ISBN: 0-7803-9197-7. Publisher: IEEE, Piscataway, NJ, USA.
D. R. Blum , M. J. Myjak and J. G. Delgado-Frias “Enhanced fault-tolerant data latches for deep submicron CMOS,” Proc. 2005 Int. Conf. Computer Design Las Vegas, NV, Jun. 2005, p. 28.
D. R. Blum and J. G. Delgado-Frias “Comparison of SET-resistant approaches for memory-based architectures,” Proc. 12th NASA Symp. VLSI Design Coeur d″Alene, ID, Oct. 2005.
D. R. Blum and J. G. Delgado-Frias, “Schemes for Eliminating Transient-Width Clock Overhead from SET-Tolerant Memory Based Systems,” IEEE Transactions on Nuclear Science, vol. 53, No. 3, pp. 1564-1573, Jun. 2006.
P. Mongkolkachit and B. Bhuva “Design technique for mitigation of alpha-particle-induced single-event transients in combinational logic,” IEEE Trans. Device Mater. Reliab., vol. 3, pp. 89, Sep. 2003.
Naseer and Draper, “The DF-dice storage element for immunity to soft errors” 2005 48th IEEE International Midwest Symposium on Circuits and Systems (IEEE Cat. No. 05CH37691), 2005, vol. 1, p. 303-6 vol. 1, 13 refs, pp. 2 vol. (Ixxxiv+1935), ISBN: 0-7803-9197-7. Publisher: IEEE, Piscataway, NJ, USA. 20050000.
Calin, T., et al., “Upset Hardened Memory Design for Submicron CMOS Technology”,IEEE Transactions on Nuclear Science, vol. 43, No. 6, Dec. 1996, pp. 2874-2878, available from IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997.
Nguyen Chi Minh
Voogel Martin L.
Ho Hoai V
King John J.
Norman James G
Xilinx , Inc.
LandOfFree
Structures and methods of preventing an unintentional state... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Structures and methods of preventing an unintentional state..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Structures and methods of preventing an unintentional state... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2742252