Queue circuit and method for memory arbitration employing same

Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C711S151000

Reexamination Certificate

active

07406554

ABSTRACT:
A memory access arbitration scheme is provided where transactions to a shared memory are stored in an arbitration queue. A collapsible queuing structure and method are provided, such that once a transaction is serviced, higher order entries ripple down in the queue to make room for new entries while maintaining an oldest to newest relationship among the queue entries. A queuing circuit having a plurality of registers interconnected by 2:1 multiplexers is also provided. The circuit is arranged such that each register receives either its own current contents or the contents of a higher order register during each register write cycle.

REFERENCES:
patent: 5293493 (1994-03-01), Smith et al.
patent: 5349690 (1994-09-01), Frame et al.
patent: 5375223 (1994-12-01), Meyers et al.
patent: 5432918 (1995-07-01), Stamm
patent: 5621898 (1997-04-01), Wooten
patent: 5632025 (1997-05-01), Bratt et al.
patent: 6003101 (1999-12-01), Williams
patent: 6073199 (2000-06-01), Cohen et al.
patent: 6108307 (2000-08-01), McConnell et al.
patent: 6141713 (2000-10-01), Kang
patent: 6145061 (2000-11-01), Garcia et al.
patent: 6160812 (2000-12-01), Bauman et al.
patent: 6185672 (2001-02-01), Trull
patent: 6259786 (2001-07-01), Gisby
patent: 6286083 (2001-09-01), Chin et al.
patent: 6378036 (2002-04-01), Lerman et al.
patent: 6425060 (2002-07-01), Mounes-Toussi et al.
patent: 6430191 (2002-08-01), Klausmeier et al.
patent: 6430658 (2002-08-01), Nunez et al.
patent: 6438135 (2002-08-01), Tzeng
patent: 6442568 (2002-08-01), Velasco et al.
patent: 6449671 (2002-09-01), Patkar et al.
patent: 6484239 (2002-11-01), Hill et al.
patent: 6499077 (2002-12-01), Abramson et al.
patent: 6542987 (2003-04-01), Fischer et al.
patent: 6557053 (2003-04-01), Bass et al.
patent: 6631447 (2003-10-01), Morioka et al.
patent: 6694388 (2004-02-01), Schzukin et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Queue circuit and method for memory arbitration employing same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Queue circuit and method for memory arbitration employing same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Queue circuit and method for memory arbitration employing same will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2741940

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.