Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
2011-03-15
2011-03-15
Parker, Kenneth A (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
C257S500000, C257S510000, C257S526000, C257SE21564
Reexamination Certificate
active
07906829
ABSTRACT:
A semiconductor device includes: a semiconductor substrate having a first surface and a second surface; a first insulation separation region disposed on the first surface of the semiconductor substrate; a second insulation separation region surrounded with the first insulation separation region and electrically isolated from the first insulation separation region; a semiconductor element disposed in the second insulation separation region; and an electrode connecting to the first insulation separation region for energizing and generating heat in the first insulation separation region. The first insulation separation region functions as a heater so that the semiconductor element in the second insulation separation region is locally heated.
REFERENCES:
patent: 5442223 (1995-08-01), Fujii
patent: 5446437 (1995-08-01), Bantien et al.
patent: 6114768 (2000-09-01), Gaul et al.
patent: 6439514 (2002-08-01), Yamaguchi et al.
patent: 6490915 (2002-12-01), Yamada et al.
patent: 6531738 (2003-03-01), Uemoto et al.
patent: 6559505 (2003-05-01), Fallica
patent: 6605853 (2003-08-01), Imai et al.
patent: 6891208 (2005-05-01), Leonardi
patent: A-7-297273 (1995-11-01), None
patent: A-9-139422 (1997-05-01), None
patent: A-2001-012985 (2001-01-01), None
patent: A-2001-345420 (2001-12-01), None
Muth et al., Werner. “Bias Temperature Instability Assessment of N- and P-Channel MOS Transistors Using a Polysilicon Resistive Heated Scribe Lane Test Structure.”Microelectronics Reliability. vol. 44 (2004): pp. 1251-1262.
Notice of Reason for Refusal mailed on May 25, 2010 in the corresponding Japanese application No. 2005-172680 (and English translation).
Denso Corporation
Diaz José R
Parker Kenneth A
Posz Law Group , PLC
LandOfFree
Semiconductor device having first and second insulation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor device having first and second insulation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor device having first and second insulation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2740207