Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-07-19
2011-07-19
Richards, N Drew (Department: 2895)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S667000, C438S668000, C438S669000, C438S670000, C438S671000, C257SE21249, C257SE33056, C257SE21499
Reexamination Certificate
active
07981798
ABSTRACT:
The present disclosure relates to a method of manufacturing a substrate. The method includes: (a) forming through holes by applying an anisotropic etching to a silicon substrate from a first surface of the silicon substrate; (b) forming a first insulating film to cover the first surface of the silicon substrate, surfaces of the silicon substrate exposed from the through holes, and a second surface of the silicon substrate opposite to the first surface; (c) forming an opening in a portion of the first insulating film provided on the second surface, the portion of the first insulating film corresponding to an area in which the through holes are formed; (d) etching the silicon substrate using the first insulating film provided on the second surface as a mask, thereby forming a cavity in the silicon substrate; and (e) removing the first insulating film.
REFERENCES:
patent: 4797715 (1989-01-01), Thillays et al.
patent: 6038928 (2000-03-01), Maluf et al.
patent: 6072321 (2000-06-01), Akram et al.
patent: 6126276 (2000-10-01), Davis et al.
patent: 6266874 (2001-07-01), DiStefano et al.
patent: 6310484 (2001-10-01), Akram et al.
patent: 6531328 (2003-03-01), Chen
patent: 6546623 (2003-04-01), Caplet et al.
patent: 6908856 (2005-06-01), Beyne et al.
patent: 7138710 (2006-11-01), Fukazawa
patent: 7409762 (2008-08-01), Kirby
patent: 7422978 (2008-09-01), Lee
patent: 7518158 (2009-04-01), Keller et al.
patent: 7714341 (2010-05-01), Chil Keun et al.
patent: 7719099 (2010-05-01), Tseng et al.
patent: 7732233 (2010-06-01), Lin et al.
patent: 2004/0123664 (2004-07-01), Ohtoyo et al.
patent: 2004/0173909 (2004-09-01), Sinha et al.
patent: 2005/0029535 (2005-02-01), Mazzochette et al.
patent: 2005/0029630 (2005-02-01), Matsuo
patent: 2005/0215054 (2005-09-01), Rasmussen et al.
patent: 2005/0226062 (2005-10-01), Aratani et al.
patent: 2006/0057761 (2006-03-01), Mi et al.
patent: 2006/0096948 (2006-05-01), Yagi et al.
patent: 2006/0139729 (2006-06-01), Roux
patent: 2006/0208271 (2006-09-01), Kim et al.
patent: 2006/0264055 (2006-11-01), Leith et al.
patent: 2007/0001312 (2007-01-01), Murayama et al.
patent: 2007/0090510 (2007-04-01), Tseng
patent: 2007/0238328 (2007-10-01), Ferstl
patent: 2007/0246724 (2007-10-01), Wen et al.
patent: 2009/0026472 (2009-01-01), Yasuda et al.
patent: 11-340189 (1999-12-01), None
patent: 2007-201361 (2007-08-01), None
Higashi Mitsutoshi
Murayama Kei
Sakaguchi Hideaki
Shiraishi Akinori
Sunohara Masahiro
Drinker Biddle & Reath LLP
Richards N Drew
Shinko Electric Industries Co. Ltd.
Singal Ankush k
LandOfFree
Method of manufacturing substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2731593