Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode
Patent
1998-10-13
2000-12-19
Wojciechowicz, Edward
Active solid-state devices (e.g., transistors, solid-state diode
Field effect device
Having insulated electrode
257324, 257637, 257640, H01L 2972
Patent
active
061630497
ABSTRACT:
The as-deposited thickness of at least one of the oxide layers of a composite ONO dielectric film between a floating gate and a control gate of a non-volatile semiconductor device is deposited to a sufficient thickness such that, after the top oxide layer is cleaned, the control gate is spaced apart from the floating gate a distance corresponding to at least a minimum design data retention. Deposition is facilitated by forming one or more oxide layers at a thickness greater than the design rule by employing a relatively high dielectric constant material for the oxide layer or layers, such as aluminum oxide, titanium oxide or tantalum oxide. In this way, the capacitance of the ONO film between the floating gate and the control gate is maintained per design rule, avoiding a change in operating voltage. Embodiments include depositing a relatively thick top oxide layer to enable thorough cleaning without adversely reducing the total thickness of the ONO stack and, hence, achieving design data retention.
REFERENCES:
patent: 5907183 (1999-05-01), Takeuchi
Advanced Micro Devices , Inc.
Wojciechowicz Edward
LandOfFree
Method of forming a composite interpoly gate dielectric does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of forming a composite interpoly gate dielectric, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a composite interpoly gate dielectric will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-273012