Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2011-03-08
2011-03-08
Doan, Nghia M (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07904842
ABSTRACT:
An implementation of a logic description is improved. The implementation has two signals coupled to two inputs of a fanout-free cone. A swap function is determined of the inputs of the fanout-free cone. The swap function indicates whether there is a difference at an output of the fanout free cone between the fanout-free cone with and without swapping the two signals between the two inputs of the fanout-free cone. A do-not-care function of the inputs of the fanout-free cone is determined for the logic description. The do-not-care function indicates that a modification of the output of the fanout-free cone is not observable at the primary outputs of the logic description. A modified implementation of the logic description is output in response to the do-not-care function covering the swap function. The modified implementation of the logic description has the two signals swapped between the two inputs of the fanout-free cone.
REFERENCES:
patent: 6473885 (2002-10-01), Wallace
patent: 7299444 (2007-11-01), Tai et al.
patent: 7350176 (2008-03-01), Baeckler et al.
David Dye; “Physical Synthesis and Optimization with ISE 9.1i”; White Paper: Virtex and Spartan FPGAs; WP230 (v1.1); May 16, 2007; pp. 1-9.
Deshanand P. Singh et al.; “Two-Stage Physical Synthesis for FPGAs”; IEEE 2005 Custom Integrated Circuits Conference; Copyright 2005 IEEE; pp. 171-178.
Daniel Brand; “Verification of Large Synthesized Designs”; ICCAD; Nov. 1993; Copyright 1993 IEEE; pp. 534-537.
Alan Mishchenko et al.; “Improvements to Combinational Equivalence Checking”; Proceedings ICCAD '06; Nov. 5-9, 2006; Copyright 2006 ACM; pp. 836-843.
Alan Mishchenko et al.; “SAT-Based Complete Don't-Care Computation for Network Optimization”; Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (Date '05); pp. 418-423.
Jin S. Zhang et al.; “Symmetry Detection for Large Boolean Functions Using Circuit Representation, Simulation, and Satisfiability”; 43rd ACM/IEEE Design Automation Conference; Jul. 24-28, 2006; Copyright 2006 ACM; pp. 510-515.
Berkeley Logic Synthesis and Verification Group; “ABC: A System for Sequential Synthesis and Verification”, downloaded on Dec. 20, 2007 from http://www.eecs.berkeley.edu/˜alanmi/abc/abc/htm; pp. 1-20.
MVSIS Group; MVSIS: Multi-Valued Logic Synthesis System; downloaded on Dec. 20, 2007 from http://embedded.eecs.berkeley.edu/mvsis/mvlogic.html; pp. 1-5.
Chan Vi Chi
Chung Kevin
Jang Tetse
Cartier Lois D.
Doan Nghia M
Maunu LeRoy D.
Xilinx , Inc.
LandOfFree
Modifying a logic implementation by swapping inputs of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Modifying a logic implementation by swapping inputs of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modifying a logic implementation by swapping inputs of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2693035