Systems and methods for error detection in a memory system

Details Systems and methods for error detection in a memory system Systems and methods for error detection in a memory system

2011-05-24

2011-05-24

Rizk, Sam (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

C714S768000, C714S801000

Reexamination Certificate

active

07949931

ABSTRACT:
A method for error detection in a memory system. The method includes calculating one or more signatures associated with data that contains an error. It is determined if the error is a potential correctable error. If the error is a potential correctable error, then the calculated signatures are compared to one or more signatures in a trapping set. The trapping set includes signatures associated with uncorrectable errors. An uncorrectable error flag is set in response to determining that at least one of the calculated signatures is equal to a signature in the trapping set.

REFERENCES:
patent: 4077028 (1978-02-01), Lui et al.
patent: 5513135 (1996-04-01), Dell et al.
patent: 6173382 (2001-01-01), Dell et al.
patent: 6381685 (2002-04-01), Dell et al.
patent: 6510100 (2003-01-01), Grundon et al.
patent: 6587912 (2003-07-01), Leddige et al.
patent: 2003/0163764 (2003-08-01), Williams et al.
patent: 2007/0011598 (2007-01-01), Hassner et al.

Affiliated with

Also associated with

Rating

Systems and methods for error detection in a memory system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Systems and methods for error detection in a memory system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Systems and methods for error detection in a memory system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2688857