Coded data generation or conversion – Digital code to digital code converters – Parallel to serial
Reexamination Certificate
2011-07-05
2011-07-05
Mai, Lam T (Department: 2819)
Coded data generation or conversion
Digital code to digital code converters
Parallel to serial
C341S155000
Reexamination Certificate
active
07973682
ABSTRACT:
A data converter includes N analog-to-digital converters (ADCs) to sample multiple analog signals in response to an input clock to produce N signal samples per sample period. For each sample period, the bits of the N signal samples are multiplexed to M sets of multiplexed bits where 1<M<N. There are K bits in each multiplexed data set, where K equals the number of bits per sample multiplied by N then divided by M. A data clock is provided having a data clock frequency that substantially equals the input clock frequency multiplied by K. The M sets of multiplexed bits are serialized and provided to M data ports at the data clock frequency for transfer across the digital interface. This abstract does not limit the scope of the invention as described in the claims.
REFERENCES:
patent: 5061926 (1991-10-01), Washiyama
patent: 6700403 (2004-03-01), Dillon
patent: 6707411 (2004-03-01), Poulton et al.
patent: 7126521 (2006-10-01), Barcelona
patent: 7336729 (2008-02-01), Agazzi
patent: 7369078 (2008-05-01), Nickel et al.
patent: 7498965 (2009-03-01), Jarman et al.
patent: 7642939 (2010-01-01), Nanevicz
patent: 1020010078552 (2001-08-01), None
patent: 1020020012571 (2002-02-01), None
patent: 1020020013934 (2002-02-01), None
patent: 1020030012158 (2003-02-01), None
Search Report mailed Dec. 29, 2009 in PCT/US2009/043715, 12 pages.
JEDEC Standard for Serial Interface for Data Converters JESD204, JEDEC Solid State Technology Association Apr. 2006, 42 pages.
LVDS Owner's Manual Including High-Speed CML and Signal Conditioning, 4th Edition, Jan. 2008, National Semiconductor, 116 pages.
LVDS Owner's Manual, Low-Voltage Differential Signaling, 3rd Edition, Spring 2004, National Semiconductor, 94 pages.
Haynes Beffel & Wolfeld LLP
Koenig Carolyn
Mai Lam T
Samplify Systems, Inc.
LandOfFree
Configurations for data ports at digital interface for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Configurations for data ports at digital interface for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Configurations for data ports at digital interface for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2675478