Electrical computers and digital processing systems: memory – Storage accessing and control – Control technique
Reexamination Certificate
2011-04-19
2011-04-19
Kim, Matt (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Control technique
C711S150000, C711S152000, C711SE12002
Reexamination Certificate
active
07930504
ABSTRACT:
A method within a data processing system in which a processor handles conflicts, which occur during performance by an asynchronous memory mover of an asynchronous memory move (AMM) operation. The asynchronous memory mover performs an asynchronous memory move (AMM) operation by which the actual data is moved from a source to a destination memory location, independent of the processor. The memory mover sets a flag bit to indicate that the asynchronous memory mover is currently performing an AMM operation at the memory. When the processor receives a memory access operation, the processor checks the value of the flag bit before issuing the new memory access operation, and checks the associated address of the AMM operation to determine possible address conflicts. The processor then evaluates and responds to address conflicts to prevent corruption of data during an AMM operation.
REFERENCES:
patent: 5706432 (1998-01-01), Elko et al.
patent: 5781753 (1998-07-01), McFarland et al.
patent: 6212628 (2001-04-01), Abercrombie et al.
patent: 6609189 (2003-08-01), Kuszmaul et al.
patent: 7024429 (2006-04-01), Ngo et al.
patent: 2005/0278492 (2005-12-01), Stakutis et al.
Zhao et al., “Hardware support for bulk data movement in server platforms”, Proceedings of the 2005 International Conference on Computer Design (ICCD'05), Oct. 2-5 2005, IEEE, pp. 1-8.
Deschler et al., B+ Retake: Sustaining High Volume Inserts into Large Data Pages, Proceedings of the 4th ACM International Workshop on Data Warehousing and OLAP, Nov. 9, 2001, p. 56-63, ACM, Atlanta, Georgia, USA.
Jayanti et al., Fault-Tolerant Wait-Free Shared Objects, Journal of ACM, May 1998, p. 451-500, vol. 45, No. 3, ACM, New York, NY, USA.
Arimilli Ravi K.
Blackmore Robert S.
Kim Chulho
Sinharoy Balaram
Xue Hanhong
Dillon & Yudell LLP
International Business Machines - Corporation
Kim Matt
Verderamo, III Ralph A
LandOfFree
Handling of address conflicts during asynchronous memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Handling of address conflicts during asynchronous memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Handling of address conflicts during asynchronous memory... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2675171