Clustered field programmable gate array architecture

Details Clustered field programmable gate array architecture Clustered field programmable gate array architecture

2011-04-12

2011-04-12

Tan, Vibol (Department: 2819)

Electronic digital logic circuitry

Multifunctional or programmable

Array

C326S047000

Reexamination Certificate

active

07924053

ABSTRACT:
A logic cluster for a field programmable gate array integrated circuit device is disclosed. The cluster comprises a plurality of functional blocks and three levels of routing multiplexers. External signals enter the logic cluster primarily at the third level multiplexers with a few signals entering at the second level. Combinational outputs are fed back into the first and second level multiplexers while sequential outputs are fed back into the third level multiplexers. The logic function generators have permutable inputs with varying propagation delays. Routing signals between the first and second level multiplexers are grouped into speed classes and coupled to first level multiplexers associated with different logic function generators according to their speed class. Second and third level multiplexers are organized into groups such that routing signals between the second and third level multiplexers can be localized within the area occupied by the group. Groups are pitch matched to logic function generators to optimize and modularize area. Provision is made for global and local control of the sequential elements.

REFERENCES:
patent: 5157654 (1992-10-01), Cisneros
patent: 5940389 (1999-08-01), Yang et al.
patent: 6292019 (2001-09-01), New et al.
patent: 6294928 (2001-09-01), Lytle et al.
patent: 6335930 (2002-01-01), Lee
patent: 6341313 (2002-01-01), Kanoh
patent: 6594261 (2003-07-01), Boura et al.
patent: 6636932 (2003-10-01), Regev et al.
patent: 6868084 (2005-03-01), Konda
patent: 6975139 (2005-12-01), Pani et al.
patent: 7020135 (2006-03-01), Klausmeier et al.
patent: 7023841 (2006-04-01), Dell et al.
patent: 7129748 (2006-10-01), McCollum et al.
patent: 7224184 (2007-05-01), Levi et al.
patent: 7319695 (2008-01-01), Agarwal et al.
patent: 7321237 (2008-01-01), McCollum et al.
patent: 7397796 (2008-07-01), Smiljanic
patent: 7408383 (2008-08-01), Feng et al.
patent: 7425841 (2008-09-01), Schmit et al.
patent: 7426185 (2008-09-01), Musacchio et al.
patent: 7443198 (2008-10-01), McCollum et al.
patent: 7480246 (2009-01-01), Agarwal et al.
patent: 7490189 (2009-02-01), Eberle et al.
patent: 7492182 (2009-02-01), McCollum et al.
patent: 7495473 (2009-02-01), McCollum et al.
patent: 7538576 (2009-05-01), McCollum et al.
patent: 7542464 (2009-06-01), Fraser
patent: 7545169 (2009-06-01), Feng et al.
patent: 7586909 (2009-09-01), Walrand et al.
patent: 7587697 (2009-09-01), Schmit et al.
patent: 7653891 (2010-01-01), Anderson et al.
patent: 7816946 (2010-10-01), Hecht et al.
patent: 2004/0095927 (2004-05-01), Chang et al.
patent: 2005/0117575 (2005-06-01), Konda
patent: 2006/0164120 (2006-07-01), Verma et al.
patent: 2006/0186920 (2006-08-01), Feng et al.
patent: 2007/0085564 (2007-04-01), Verma et al.
Feng, W. and Kaptanoglu, S., “Designing efficient input interconnect block for LUT clusters using counting and entropy,” FPA, 2007.
Lemieux, Guy et al, “Design of Interconnection Networks for Programmable Logic,” Book: Table of Contents, List of Figures, List of Tables, List of Symbols, Chapter 2 “Interconnection Networks,” copyright 2004.
Yang, Y. et al., “On Blocking Probability of Multicast Networks,” IEEE Transactions of Communications, Jul. 1998, vol. 46, No. 7, pp. 957-968.
Copending U.S. Appl. No. 12/361,835 entitled “Field Programmable Gate Array Architecture Having CLOS Network-Based Input Interconnect,” filed Jan. 29, 2009.
Office Action mailed Mar. 8, 2010 in copending U.S. Appl. No. 12/361,835 entitled “Field Programmable Gate Array Architecture Having CLOS Network-Based Input Interconnect,” filed Jan. 29, 2009.
Final Office Action mailed Nov. 26, 2010 in copending U.S. Appl. No. 12/361,835 entitled “Field Programmable Gate Array Architecture Having CLOS Network-Based Input Interconnect,” filed Jan. 29, 2009.

Affiliated with

Also associated with

Rating

Clustered field programmable gate array architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clustered field programmable gate array architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clustered field programmable gate array architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2663931