Decoding device, control method, and program

Details Decoding device, control method, and program Decoding device, control method, and program

2011-05-03

2011-05-03

Baker, Stephen M (Department: 2112)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital data error correction

Reexamination Certificate

active

07937648

ABSTRACT:
A decoding device for decoding LDPC (Low Density Parity Check) codes includes a message calculation unit for performing a variable node calculation for decoding the LPDC codes using a message to be supplied, or performing a check node calculation, and outputting the message to be obtained as a result of the calculation, a storing unit for storing the message, and a control unit for performing writing control for writing the message that the message calculation unit outputs in the storing unit, and readout control for reading out the same message to be employed for the calculation of the message calculation unit from the storing unit twice, and supplying these to the message calculation unit.

REFERENCES:
patent: 6938196 (2005-08-01), Richardson et al.
patent: 7383485 (2008-06-01), Tran et al.
patent: 7398453 (2008-07-01), Yu
patent: 7500168 (2009-03-01), Yoshida
patent: 2005/0240853 (2005-10-01), Yokokawa et al.
patent: 2005/0257124 (2005-11-01), Richardson et al.
patent: 2005/0268206 (2005-12-01), Tran et al.
patent: 2008/0104474 (2008-05-01), Gao et al.
patent: 2008/0195913 (2008-08-01), Bates et al.
patent: 2008/0320214 (2008-12-01), Ma et al.
patent: 2009/0013239 (2009-01-01), Blanksby
patent: 2009/0083604 (2009-03-01), Tong et al.
patent: 2004-186940 (2004-07-01), None
patent: 2004-364233 (2004-12-01), None
patent: 2005-064735 (2005-03-01), None
patent: 2005-065065 (2005-03-01), None
patent: 2005-065066 (2005-03-01), None
patent: 2005-506733 (2005-03-01), None
patent: 2006-019889 (2006-01-01), None
patent: 2006-121686 (2006-05-01), None
patent: 2006-148937 (2006-06-01), None
patent: 2006-339799 (2006-12-01), None
patent: WO-03/032499 (2003-04-01), None
Guilloud, F., “Architecture générique de décodeur de codes LDPC” Thésé Présentéé Pour Obtenir Le Grade De Docteur De L 'Écolenationale Supéreure Des Télécommunications, Jul. 2, 2004, pp. 43-58 (XP002370625).
Mansour, M. M. et al “Low-Power VLSI Decoder Architectures for LDPC Codes” Low Power Electronics and Design, 2002, ISLPED '02 Proceedings of the 2002 International Symposium on Aug. 12-14, 2002, Piscataway, NJ, USA, IEEE, Aug. 12, 2002. pp. 284-289 (XP010800916).
Howland, “Parallel Decoding Architectures for Low Density Parity Check Codes,” IEEE, High Speed Communications VLSI Research Department, Agere Systems, pp. IV-742-IV-745, (2001).

Affiliated with

Also associated with

Rating

Decoding device, control method, and program does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Decoding device, control method, and program, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Decoding device, control method, and program will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2661667