Memory micro-tiling

Details Memory micro-tiling Memory micro-tiling

2011-08-30

2011-08-30

Thomas, Shane M (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Control technique

C711SE12078, C711S104000, C711S105000

Reexamination Certificate

active

08010754

ABSTRACT:
According to one embodiment, a memory controller is disclosed. The memory controller includes assignment logic and a transaction assembler. The assignment logic receives a request to access a memory channel. The transaction assembler combines the request into one or more additional requests to access two or more independently addressable subchannels within the channel.

REFERENCES:
patent: 3988717 (1976-10-01), Kisylia
patent: 4051461 (1977-09-01), Hashimoto et al.
patent: 4059850 (1977-11-01), Van Eck et al.
patent: 4124891 (1978-11-01), Weller, III et al.
patent: 4495570 (1985-01-01), Kitajima et al.
patent: 4504902 (1985-03-01), Gallaher et al.
patent: 5251310 (1993-10-01), Smelser et al.
patent: 5325510 (1994-06-01), Frazier
patent: 5412662 (1995-05-01), Honma et al.
patent: 5459842 (1995-10-01), Begun et al.
patent: 5526507 (1996-06-01), Hill
patent: 5649157 (1997-07-01), Williams
patent: 5748554 (1998-05-01), Barth et al.
patent: 5752045 (1998-05-01), Chen
patent: 5761708 (1998-06-01), Cherabuddi et al.
patent: 5790118 (1998-08-01), Bertram
patent: 5901332 (1999-05-01), Gephardt et al.
patent: 5905725 (1999-05-01), Sindhu et al.
patent: 5913231 (1999-06-01), Lewis et al.
patent: 6061773 (2000-05-01), Harvey et al.
patent: 6076139 (2000-06-01), Welker et al.
patent: 6108725 (2000-08-01), Chatter
patent: 6122709 (2000-09-01), Wicki et al.
patent: 6145065 (2000-11-01), Takahashi et al.
patent: 6151641 (2000-11-01), Herbert
patent: 6249851 (2001-06-01), Richardson et al.
patent: 6389488 (2002-05-01), Strongin et al.
patent: 6430672 (2002-08-01), Dhong et al.
patent: 6438675 (2002-08-01), Root et al.
patent: 6453380 (2002-09-01), Van Lunteren
patent: 6606688 (2003-08-01), Koyanagi et al.
patent: 6643746 (2003-11-01), Bouquet
patent: 6651151 (2003-11-01), Palanca et al.
patent: 6708248 (2004-03-01), Garrett, Jr. et al.
patent: 6745272 (2004-06-01), Owen et al.
patent: 6820181 (2004-11-01), Jeddeloh
patent: 6851030 (2005-02-01), Tremaine
patent: 6862672 (2005-03-01), Furudate et al.
patent: 7006505 (2006-02-01), Bleszynski et al.
patent: 7043617 (2006-05-01), Wiliams
patent: 7130229 (2006-10-01), Dahlen et al.
patent: 3323109 (2007-05-01), Hecht et al.
patent: 2002/0078268 (2002-06-01), Lasserre
patent: 2002/0188858 (2002-12-01), Oerlemans
patent: 2003/0056058 (2003-03-01), Veitch
patent: 2003/0142102 (2003-07-01), Emberling
patent: 2003/0179598 (2003-09-01), Chen
patent: 2003/0191915 (2003-10-01), Saxena et al.
patent: 2003/0204679 (2003-10-01), Blankenship
patent: 2003/0225970 (2003-12-01), Hashemi
patent: 2003/0229821 (2003-12-01), Ma
patent: 2004/0044857 (2004-03-01), Jeddeloh
patent: 2004/0078532 (2004-04-01), Tremaine
patent: 2004/0142102 (2004-07-01), Banerjee et al.
patent: 2004/0193829 (2004-09-01), Woo et al.
patent: 2005/0068844 (2005-03-01), Roohparvar
patent: 2005/0080953 (2005-04-01), Oner et al.
patent: 2005/0193293 (2005-09-01), Shikata
patent: 2006/0294264 (2006-12-01), Akiyama et al.
patent: 2006/0294325 (2006-12-01), Akiyama et al.
patent: 2006/0294328 (2006-12-01), Akiyama et al.
patent: 3689276 (1993-08-01), None
patent: 10216611 (2003-11-01), None
patent: 1001347 (2000-05-01), None
patent: 02067622 (1990-03-01), None
Webopedia, (“Main Memory”), Jan. 15, 2002, pp. 1-3, http://www.webopedia.com/TERM/M/main—memory.html.
Abdo Sharif, (“Cache Memory”), Oct. 26, 2004, pp. 1-3, http://searchstorage.techtarget.com/sDefinition/0,,sid5—gci211730,33.html.
PCT International Search Report for PCT/US2006/025460, mailed Jul. 2 2007, 5 pgs.
PCT Written Opinion for PCT/US2006/025460, mailed Jul. 2, 2007, 6.
“IA-32 Intel Architecture Software Developer's Manual”, vol. 3:System Programming Guide, 9-1-9-3.
Srikanth, “Cache Memory”, http://web.archive.org/web/20000713053339/http://www.newton.dep.anl.gov/askasci/com..., (Jun. 19, 2009), 2 pages.
WEBOPED1A, ““Main Memory””, http//www.webopedia.com/TERM/m/main—memory.html, (Jan. 15, 2002), 1-4.
POWERVR, “POWERVR MBX Technology Overview”,1.5f(POWERVR SDK 2.05.25.0295), (May 6, 2009), 1-17.

Affiliated with

Also associated with

Rating

Memory micro-tiling does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory micro-tiling, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory micro-tiling will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2640763