Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2011-04-26
2011-04-26
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S637000, C438S639000, C257SE21575
Reexamination Certificate
active
07932174
ABSTRACT:
A semiconductor device and fabrication process wherein the device includes a conductive layer with a localized thick region positioned below the contact hole. In one embodiment of the invention, the thick region to which contact is made is formed by means of an opening in an underlayer of material. This embodiment of the device includes an underlayer of material having an opening therein; a layer of thin conductive material formed on the underlayer and in the opening; and overlayer of material having a contact hole therethrough formed on the layer of thin conductive material; a conductor contacting the layer of thin conductive material through the contact hole; and wherein the opening in the underlayer is positioned below the contact hole and sized and shaped to form a localized thick region in the layer of thin conductive material within the opening.
REFERENCES:
patent: 4619037 (1986-10-01), Taguchi et al.
patent: 4754313 (1988-06-01), Takemae et al.
patent: 4754318 (1988-06-01), Momose et al.
patent: 4782030 (1988-11-01), Katsumata et al.
patent: 4857481 (1989-08-01), Tam et al.
patent: 4866009 (1989-09-01), Matsuda
patent: 4993739 (1991-02-01), Putnam
patent: 4994410 (1991-02-01), Sun et al.
patent: 4994893 (1991-02-01), Ozaki et al.
patent: 5028990 (1991-07-01), Kotaki et al.
patent: 5094981 (1992-03-01), Chung et al.
patent: 5150276 (1992-09-01), Gonzalez et al.
patent: 5187114 (1993-02-01), Chan et al.
patent: 5200359 (1993-04-01), Pearey et al.
patent: 5209817 (1993-05-01), Ahmad et al.
patent: 5218219 (1993-06-01), Ajika et al.
patent: 5225699 (1993-07-01), Nakamura
patent: 5229307 (1993-07-01), Vora et al.
patent: 5229645 (1993-07-01), Nakashima
patent: 5243219 (1993-09-01), Katayama
patent: 5247197 (1993-09-01), Ema
patent: 5250830 (1993-10-01), Yagishita et al.
patent: 5296407 (1994-03-01), Eguchi
patent: 5312769 (1994-05-01), Matsuo et al.
patent: 5317193 (1994-05-01), Watanabe
patent: 5321648 (1994-06-01), Dennison et al.
patent: 5399890 (1995-03-01), Okada et al.
patent: 5440167 (1995-08-01), Iranmanesh
patent: 5459094 (1995-10-01), Jun
patent: 5484741 (1996-01-01), Bergemont
patent: 5563089 (1996-10-01), Jost et al.
patent: 5668053 (1997-09-01), Akimoto
patent: 5731610 (1998-03-01), Rhodes
patent: 5739068 (1998-04-01), Jost et al.
patent: 5793111 (1998-08-01), Zamanian
patent: 5817572 (1998-10-01), Chiang et al.
patent: 5827770 (1998-10-01), Rhodes et al.
patent: 7485587 (2009-02-01), Rhodes
patent: 60-098667 (1985-06-01), None
patent: 63228736 (1988-09-01), None
patent: 4369217 (1992-12-01), None
patent: 05109905 (1993-04-01), None
Wolf et al., “Silicon Processing for the VLSI Era; vol. 1—Process Technology”, Lattice Press, 1986, pp. 547-554.
USPTO, Board of Patent Appeals Decision, U.S. Appl. No. 09/008,531, Mail Date Jun. 27, 2008 (10 pages).
Rhodes Howard E.
Tran Luan
Micro)n Technology, Inc.
Trinh Michael
Wells St. John P.S.
LandOfFree
Method of making a semiconductor device having improved... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of making a semiconductor device having improved..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of making a semiconductor device having improved... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2633981