Semiconductor memory device, and method of controlling the same

Details Semiconductor memory device, and method of controlling the same Semiconductor memory device, and method of controlling the same

2011-01-11

2011-01-11

Phan, Trong (Department: 2827)

Static information storage and retrieval

Read/write circuit

Data refresh

C365S226000, C365S227000, C365S228000, C365S229000, C365S203000

Reexamination Certificate

active

07869296

ABSTRACT:
An internal voltage generator when activated, generates an internal voltage to be supplied to an internal circuit. Operating the internal voltage generator consumes a predetermined amount of the power. In response to a control signal from the exterior, an entry circuit inactivates the internal voltage generator. When the internal voltage generator is inactivated, the internal voltage is not generated, thereby reducing the power consumption. By the control signal from the exterior, therefore, a chip can easily enter a low power consumption mode. The internal voltage generator is exemplified by a booster for generating the boost voltage of a word line connected with memory cells, a substrate voltage generator for generating a substrate voltage, or a precharging voltage generator for generating the precharging voltage of bit lines to be connected with the memory cells.

REFERENCES:
patent: 4688196 (1987-08-01), Inagaki et al.
patent: 4979143 (1990-12-01), Takano et al.
patent: 5197026 (1993-03-01), Butler
patent: 5241680 (1993-08-01), Cole et al.
patent: 5262998 (1993-11-01), Mnich et al.
patent: 5365487 (1994-11-01), Patel et al.
patent: 5461338 (1995-10-01), Hirayama et al.
patent: 5465367 (1995-11-01), Reddy et al.
patent: 5500827 (1996-03-01), Yazdy et al.
patent: 5544096 (1996-08-01), Takasugi
patent: 5557777 (1996-09-01), Culbert
patent: 5561384 (1996-10-01), Reents et al.
patent: 5570005 (1996-10-01), Hardee et al.
patent: 5602975 (1997-02-01), Kataoka et al.
patent: 5799200 (1998-08-01), Brant et al.
patent: 5835102 (1998-11-01), Monroe et al.
patent: 5875143 (1999-02-01), Ben-Zvi
patent: 5881006 (1999-03-01), Yabe et al.
patent: 5970009 (1999-10-01), Hoenigschmid et al.
patent: 5986959 (1999-11-01), Itou
patent: 5987589 (1999-11-01), Kawasaki et al.
patent: 6025707 (2000-02-01), Joo
patent: 6058061 (2000-05-01), Ooishi
patent: 6134167 (2000-10-01), Atkinson
patent: 6136647 (2000-10-01), Sung
patent: 6150860 (2000-11-01), Chun
patent: 6198663 (2001-03-01), Takizawa
patent: 6205079 (2001-03-01), Namekawa
patent: 6208577 (2001-03-01), Mullarkey
patent: 6330639 (2001-12-01), Fanning et al.
patent: 6370073 (2002-04-01), Leung
patent: 6407949 (2002-06-01), Jha et al.
patent: 6445932 (2002-09-01), Soini et al.
patent: 6515928 (2003-02-01), Sato et al.
patent: 6529433 (2003-03-01), Choi
patent: 6556477 (2003-04-01), Hsu et al.
patent: 6584032 (2003-06-01), Fujioka et al.
patent: 6614684 (2003-09-01), Shukuri et al.
patent: 6670234 (2003-12-01), Hsu et al.
patent: 6795362 (2004-09-01), Nakai et al.
patent: 6826106 (2004-11-01), Chen
patent: 7020040 (2006-03-01), Lin
patent: 7088632 (2006-08-01), Pelley
patent: 7158434 (2007-01-01), Hokenmaier
patent: 7184351 (2007-02-01), Ito et al.
patent: 0 566 306 (1993-10-01), None
patent: 11-213658 (1999-08-01), None
Patent Abstracts of Japan, vol. 17, No. 819 (P-1644) & JP 05 189961 A (Nov. 15, 1993).

Affiliated with

Also associated with

Rating

Semiconductor memory device, and method of controlling the same does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, and method of controlling the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device, and method of controlling the same will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2628020