Semiconductor memory apparatus

Details Semiconductor memory apparatus Semiconductor memory apparatus

2011-02-08

2011-02-08

Dang, Khanh (Department: 2111)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

Correction for skew, phase, or rate

C327S156000, C324S076520

Reexamination Certificate

active

07886178

ABSTRACT:
In order to provide a semiconductor memory apparatus which can adjust the locked loop circuit such as a DLL in detail after producing the semiconductor memory apparatus, and moreover, which can adjust the locked loop circuit by using a measuring apparatus which has a low testing frequency, an exclusive-OR circuit generates an adjusting clock signal TCLK obtained by multiplying a frequency of a pair of test clock signals which respectively have a phase difference. A DLL circuit inputs the adjusting clock signal TCLK in place to an external clock signal CLK. The counter circuit counts the control clock signal CCLK outputted from the DLL circuit for a predetermined time. A comparator compares a counted value to an expected value and outputs a comparison result. A phase adjusting circuit outputs an adjusting signal to a delay circuit inside the DLL circuit based on the comparison result outputted from the comparator, and adjusts a phase of the control clock signal CCLK outputted from the DLL circuit.

REFERENCES:
patent: 5675274 (1997-10-01), Kobayashi et al.
patent: 5717353 (1998-02-01), Fujimoto
patent: 6678205 (2004-01-01), Johnson et al.
patent: 6978402 (2005-12-01), Hirabayashi
patent: 7123001 (2006-10-01), Loke et al.
patent: 7750618 (2010-07-01), Fang et al.
patent: 2003/0038619 (2003-02-01), Boateng
patent: 2004/0061488 (2004-04-01), Rosenbaum et al.
patent: 2004/0100294 (2004-05-01), Toner
patent: 2004/0161070 (2004-08-01), Yin et al.
patent: 2004/0263146 (2004-12-01), Boerstler et al.
patent: 2006/0066291 (2006-03-01), Kakizawa et al.
patent: 2007/0096785 (2007-05-01), Maeda
patent: 2008/0082871 (2008-04-01), Chung et al.
patent: 2008/0238504 (2008-10-01), Kwon
patent: 2008/0246461 (2008-10-01), Abuhamdeh et al.
patent: 2010/0039157 (2010-02-01), Kaeriyama et al.
patent: 2010/0134162 (2010-06-01), Kondou
patent: 2005-102120 (2005-04-01), None
patent: 2005-514721 (2005-05-01), None
An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance, IEEE Journal of Solid State Circuits, vol. 35, No. 3, Mar. 2000.
Designing, Simulating, and Testing an Analog Phase-Locked Loop in a Digital Environment, Hewlett-Packard Journal, Apr. 1997.

Affiliated with

Also associated with

Rating

Semiconductor memory apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2624635