Process compensated output driver with slew rate control

Details Process compensated output driver with slew rate control Process compensated output driver with slew rate control

1998-01-28

2000-05-16

Tokar, Michael

Electronic digital logic circuitry

Interface

Current driving

326 86, 326 80, 326 81, H03K 190175

Patent

active

060642300

ABSTRACT:
A circuit which can compensate for process variations in controlling a drive transistor, whether for driving internal circuits or an output driver. A drive circuit is connected to the gate of the drive transistor, and is controlled by a control logic signal. In response to the control logic signal transitioning, the drive circuit will drive the gate to a voltage which is set depending upon the amount of process variation.

REFERENCES:
patent: 5055713 (1991-10-01), Watanabe et al.
patent: 5430389 (1995-07-01), Kamiya
patent: 5568081 (1996-10-01), Lui et al.
"Dynamic Dielectric Protection For I/O Circuits Fabricated in a 2.5V CMOS Technology Interfacing to a 3.3V LVTTL Bus" John Connor et al., 1997 Symposium on VLSI Circuits Digest of Technical Papers.

Affiliated with

Also associated with

Rating

Process compensated output driver with slew rate control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process compensated output driver with slew rate control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process compensated output driver with slew rate control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-261590