Non-volatile magnetic circuit

Static information storage and retrieval – Systems using particular element – Magnetoresistive

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S171000, C365S230070

Reexamination Certificate

active

06317359

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to non-volatile magnetic circuits, and in particular, to non-volatile memory, including latches.
2. Problems in the Art
A significant problem with RAM (random access memory) is that the memory is lost upon loss of power. This is contrary to ROM (read only memory) where data is typically stored during manufacturing and is non-volatile. Random access memory is utilized by a computer for fast storage of in-use programs or data.
Non-volatile memory, besides magnetic disks and tapes, is not new in the art. Computer core memory itself was non-volatile before the introduction of semi-conductor RAM in the early 1970's. It was assembled from magnetic cores, which were fabricated out of magnetic ferrite materials. These transformer coils were tiny toroidal rings, which were threaded with fine copper wires. Current pulses through the wires would magnetize the cores either at a right or left handed direction to store a 0 or a 1; and thus have a bipolar or binary memory element. Each core was a bit. However, this memory was slow and expensive and was low density by today's standards.
In comparison, present semi-conductor RAM is relatively fast, relatively cheap to fabricate in large quantities, and relatively small in size. However, it is volatile. Similarly, most semi-conductor digital components, such as latches, counters, flip-flops, etc. have the above-mentioned advantages, yet are also volatile. There is a need for non-volatile components of this type. Regardless of non-volatility, there is room in the art with respect to RAM or other digital logic components that are further reduced in size, speedier, more reliable, and can be operated by and consume less power.
Attempts have been made to return to the utilization of magnetism (non-volatile) as a method of storing binary information. An example of a magneto-resistive storage device is experimentation with anisotropic magnetoresistance (AMR) using one or more layers of AMR magnetic film. Localized portions of the material are magnetized in different directions to store the binary information.
Another example is the Giant Magneto-Resistive (GMR) effect. It results in larger changes in resistance in response to small magnetic fields in certain layered materials than are typically observed with the AMR effect. The GMR effect and a general explanation thereof are discussed in Prinz, Gary A., “Magnetoelectronics”, incorporated by reference herein. Depending on the magnetism relative to spin polarization of current, the GMR material can be more or less conductive for electrons of specific spin polarization.
It has been shown that the magnetic field generated by even small currents could thus “program” a GMR component to several “logic states”, i.e. higher resistance or lower resistance. Thus, it is possible to “sense” the logic state by sending current through the programmed GMR component and deriving its resistance (i.e. whether it is the higher or lower resistance). This produces a bipolar memory element that has the advantages of low power read or write, non-volatility, and self-containment. Also, importantly, there are no limitations to the number of read/write cycles known and both reading and writing can be done at high speeds; higher than most existing non-volatile latches or memory elements.
However, the mere fact that magneto-resistive storage devices have been pointed out as possible memory elements is not sufficient for effective implementation and operation in an actual circuit, where not only must data be stored in the device but also efficiently retrieved with a minimum of sensing circuitry. To perform adequately, the memory element must not only be programmable or writeable to at least two states, the different states must be reliably readable by the system. Further, it is important that the memory element be able to reliably withstand multiple, and preferably unlimited, read and/or write cycles.
There have been some attempts to create non-volatile, solid state latches or memory elements that improve over the state of the art. Many of such components require significant write energy. They have limitations regarding read/write speed and number of read/write cycles.
One specific example is called NOVRAM (from Xicor). It is relatively large in size and therefore is less conducive to large scale RAM and the like. It requires an off-chip component. It is also relatively slow.
It is therefore a primary object of the present invention to improve over the problems and deficiencies in the art.
Another object of the present invention is to provide random access memory that can maintain a state or store data without power, and is non-volatile.
Further objects, features, and advantages of the present invention include an apparatus and method for a non-volatile magnetic latch, which has:
a) low write energy and low program/reprogram energy;
b) higher read/write speed;
c) an unlimited number of read/write cycles;
d) the entire latch function included on-chip, and therefore no off-chip components are needed; and
e) small signal analysis to predict state of latch.
These and other objects, features, and advantages of the invention will become more apparent with further reference to the specification.
SUMMARY OF THE INVENTION
The invention is a non-volatile latch with magnetic-based data storage that can be programmed using an on-chip current generated magnetic field. The latch relies on a Giant Magneto-resistive (GMR) effect storage device as the fundamental data storage unit. Resistance of the GMR storage device can be programmed to higher or lower values, for example, with an on-chip current generated field. This higher or lower resistance can then be sensed by a regenerative sequence which senses an electrical potential imbalance, in one example, generated by magneto-resistive storage devices with complimentary resistance. During regeneration, such an imbalance can be amplified and the latch will reach a logic high or logic low state.


REFERENCES:
patent: 4731757 (1988-03-01), Daughton et al.
patent: 4751677 (1988-06-01), Daughton et al.
patent: 4754431 (1988-06-01), Jenson
patent: 4780848 (1988-10-01), Daughton et al.
patent: 4829476 (1989-05-01), Dupuis et al.
patent: 4857418 (1989-08-01), Schuetz
patent: 4897288 (1990-01-01), Jenson
patent: 4918655 (1990-04-01), Daughton
patent: 4945397 (1990-07-01), Schuetz
patent: 4953002 (1990-08-01), Nelson et al.
patent: 5012444 (1991-04-01), Hurst, Jr. et al.
patent: 5019451 (1991-05-01), Schuetz
patent: 5060193 (1991-10-01), Daughton et al.
patent: 5064499 (1991-11-01), Fryer
patent: 5349302 (1994-09-01), Cooper
patent: 5496759 (1996-03-01), Yue et al.
patent: 5569617 (1996-10-01), Yeh et al.
patent: 5756366 (1998-05-01), Berg et al.
patent: 5838608 (1998-11-01), Zhu et al.
patent: 5939772 (1999-08-01), Hurst et al.
patent: 5956267 (1999-09-01), Hurst et al.
patent: 5982658 (1999-11-01), Berg et al.
patent: 6021065 (2000-02-01), Daunghton et al.
patent: 6027948 (2000-02-01), Jensen et al.
patent: 6048739 (2000-04-01), Hurst et al.
patent: 6128214 (2000-10-01), Kuckes et al.
patent: 6147900 (2000-11-01), Pohm
patent: 6147922 (2000-11-01), Hurst et al.
patent: 6175525 (2001-01-01), Fulkerson et al.
patent: 6178111 (2001-01-01), Sather et al.
Tehrani et al. “High Density Nonvolatile Magnetoresistive RAM”, Motorola In., Phoenix Research Laboratories, pp. 7.7.1-7.7.4, IEEE 1996.*
Prinz, Gary A., “Magnetoelectronics”, Science, vol. 282, Nov. 27, 1998 issue, Science's Compass review section (4 pages).
“Spin Dependent Tunnel Junctions; Clemens Group Spin Dependent Tunneling Project”; 1 page abstract referring to BOBO, J. et al. Spin Dependent Tunneling . . . J. Appl. Phys. 83, 6685, downloaded fromhttp://www-mse.stanford.edu/faculty/clemens/tunnelproj.http; Jul. 7, 1999.
BOBO, J. Mancoff, F.B., Bessho, K., Sharma, M., Sin, K., Guarisco, D. Wang, S.X., Clemens, B.M.; “Spin Dependent Tunneling Junctions with Hard Magnetic Layer Pinning”, J. Appl. Phys. 83, 6685-6687 (1998), American Institute of Physics.
Te

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Non-volatile magnetic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Non-volatile magnetic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Non-volatile magnetic circuit will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2604588

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.