System for linearizing a programmable delay circuit

Details System for linearizing a programmable delay circuit System for linearizing a programmable delay circuit

2000-07-31

2001-12-11

Nelms, David (Department: 2818)

Static information storage and retrieval

Read/write circuit

Signals

C365S230010, C327S158000, C327S276000

Reexamination Certificate

active

06330197

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates in general to programmable delay circuits and in particular to a system for linearizing a programmable delay circuit so that its delay is a linear function of the value of its input control data.
2. Description of Related Art
A typical prior art programmable delay circuit includes a tapped delay line and a multiplexer. The delay line is formed by a set of delay stages connected in series for successively delaying an input signal pulse. Each delay stage may, for example, be a simple logic gate passing its input signal to its output with a delay depending on the switching speed of the logic gate. With the output of each delay stage constituting a separate “tap” of the delay line, the input signal pulse appears at each tap in succession as it traverses the delay line. The delay line taps are connected to separate inputs of the multiplexer for selectively linking one of the delay line taps to the delay circuit's output terminal. An input signal supplied to the delay line therefore passes through one or more delay stages to a selected tap, then passes through the multiplexer to appear as the delay circuit's output signal. The delay between edges of the input and output signal is therefore a function of the control data supplied to the multiplexer.
We normally want the delay provided by a delay circuit to be a linear function of its input control data. If all elements of the delay line had the same unit delay, then the total delay provided by the programmable delay circuit would be a linear function of the number of delay elements the input signal passes through before reaching the selected tap. Therefore the circuit's delay would be a linear function of the value of the control data. However even though delay elements are formed by similar logic gates formed on the same integrated circuit, due to process variations all gates will not have exactly the same switching speed. Such variation in gate switching speed adversely affects the linearity of the delay circuit's delay as a function of the control data supplied to the multiplexer.
U.S. Pat. No. 5,963,074 issued Oct. 5, 1999 to Brian J. Arkin, describes a programmable delay circuit of the type including a tapped delay line for delaying an input signal pulse to produce a set of tap signals selected by a multiplexer. However Arkin's programmable delay circuit also includes a “delay adjustment stage” between the output of the multiplexer and the delay circuit output terminal for finely adjusting the circuit delay. Thus the total delay of the circuit is equal to the sum of the delay through the selected tap, the inherent delay of the multiplexer, and the delay through the delay adjustment stage. A random access memory read addressed by input control data stores at each address “COARSE” control data for controlling the multiplexer and “FINE” control data for controlling the delay of the delay adjustment stage. Thus when the RAM is addressed by input control data, the RAM reads out COARSE and FINE control data in the addressed storage location which sets the delay of the circuit.
Arkin teaches that the total delay of the circuit can be made a linear function of the input control data by appropriately adjusting the values of the COARSE and FINE control data stored at each RAM address. One way to do that is to use an oscilloscope or other device to iteratively measure a timing difference between clock and output signal pulses for each value of input control data and to adjust the COARSE and FINE data values stored at the each RAM address until that each input control data value produces the appropriate delay. However such a labor-intensive process is tedious, time consuming and subject to error.
What is needed is an automatic system for quickly and accurately adjusting the data stored in the RAM so that the circuit delay is a linear function of the input control data addressing the RAM.
SUMMARY OF THE INVENTION
The present invention relates to a system for linearizing the timing of a delay circuit of the type wherein a random access memory (RAM) having N addresses is addressed by input data specifying a desired signal delay, and wherein the RAM reads out control data controlling the delay of a programmable delay circuit. The linearization system automatically adjusts the value of the control data stored at each of the RAM's N addresses so that the delay provided by the delay circuit is a linear function of the value of the input data addressing the RAM.
In accordance with the invention, the linearization system produces two periodic reference signals (“beat” and “clock”) of differing, but related, frequencies. In particular, the period P
B
of the beat signal and the period P
C
of the clock signal are related by the expression:
P
B
=P
C
(
N+
1)/
N.
With the clock signal being applied as the input signal to the delay circuit, the linearization system iteratively adjusts the control data stored at the Kth RAM address (for K=0 to N−1) so that when the RAM continuously reads out the control data stored at the Kth RAM address, a Kth edge of the beat signal and every Nth edge thereafter substantially coincides with an edge of the delay circuit output signal. By doing so for each RAM address, the linearization system ensures that the delay provided by the delay circuit is a substantially linear function of the RAM address, and therefore of the value of the input data addressing the RAM.
It is accordingly an object of the invention to provide a system for linearizing a programmable delay circuit so that the delay it provides is a linear function of input delay control data.
The concluding portion of this specification particularly points out and distinctly claims the subject matter of the present invention. However those skilled in the art will best understand both the organization and method of operation of the invention, together with further advantages and objects thereof, by reading the remaining portions of the specification in view of the accompanying drawing(s) wherein like reference characters refer to like elements.


REFERENCES:
patent: 5963074 (1999-10-01), Arkin
patent: 6104223 (2000-08-01), Chapman et al.
patent: 6151682 (2000-11-01), van der Wal et al.
patent: 6166572 (2000-12-01), Yamaoka

Affiliated with

Also associated with

Rating

System for linearizing a programmable delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for linearizing a programmable delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for linearizing a programmable delay circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2588096